- Article
A Hardware-Friendly Joint Denoising and Demosaicing System Based on Efficient FPGA Implementation
- Jiqing Wang,
- Xiang Wang and
- Yu Shen
This paper designs a hardware-implementable joint denoising and demosaicing acceleration system. Firstly, a lightweight network architecture with multi-scale feature extraction based on partial convolution is proposed at the algorithm level. The part...