FPGA-Based Accelerators for Deep Neural Networks

A special issue of Electronics (ISSN 2079-9292). This special issue belongs to the section "Artificial Intelligence".

Deadline for manuscript submissions: 30 June 2026 | Viewed by 1141

Special Issue Editor

Institute for Artificial Intelligence, Peking University, Beijing, China
Interests: AI/ML acceleration chip; in/near-memory computing
Special Issues, Collections and Topics in MDPI journals

Special Issue Information

Dear Colleagues,

In recent years, deep learning has achieved remarkable breakthroughs across various artificial intelligence (AI) domains, including computer vision, natural language processing, and generative AI. The advent of large-scale models, such as Transformer-based Large Language Models (LLMs) and Diffusion models, has further pushed the boundaries of AI capabilities. However, these models come with ever-increasing computational complexity and memory demands, posing significant challenges to conventional computing platforms in terms of performance, energy efficiency, and scalability. Neuromorphic computing, inspired by the brain's neural architecture, offers a promising pathway toward ultra-low-power intelligent systems. In this context, Field-Programmable Gate Arrays (FPGAs) have emerged as a highly attractive platform for accelerating both deep learning and neuromorphic algorithms, from edge devices to cloud servers. Key advantages of FPGAs include their high reconfigurability, rapid deployment cycles, capability for customized architecture design, and support for software–hardware co-design in System-on-Chip (SoC) configurations.

This Special Issue aims to showcase cutting-edge research on hardware acceleration of deep neural networks using FPGAs, with particular interest in optimizations for modern architectures like Transformers, LLMs, and Diffusion models. Topics of interest include, but are not limited to, the following:

  • Algorithm–hardware co-design for efficient FPGA-based DNN acceleration;
  • System-level design and software tools for compiling and deploying models on FPGAs;
  • Reconfigurable and adaptive computing architectures for AI/ML workloads;
  • FPGA-based rapid prototyping of ML systems, including large-scale models;
  • Programmable neuromorphic and spiking neural network implementations on FPGAs;
  • Deployment and evaluation of Transformer, LLM, and Diffusion models on reconfigurable hardware;
  • Design of FPGA accelerators with optimized attention mechanisms and generative model blocks;
  • AI systems based on coarse-grained reconfigurable architectures (CGRAs);
  • Novel applications and case studies demonstrating FPGA-based intelligence.

We invite original contributions that address the optimization, implementation, and application of FPGA-based accelerators for current and next-generation deep learning models.

Dr. Yufei Ma
Guest Editor

Manuscript Submission Information

Manuscripts should be submitted online at www.mdpi.com by registering and logging in to this website. Once you are registered, click here to go to the submission form. Manuscripts can be submitted until the deadline. All submissions that pass pre-check are peer-reviewed. Accepted papers will be published continuously in the journal (as soon as accepted) and will be listed together on the special issue website. Research articles, review articles as well as short communications are invited. For planned papers, a title and short abstract (about 250 words) can be sent to the Editorial Office for assessment.

Submitted manuscripts should not have been published previously, nor be under consideration for publication elsewhere (except conference proceedings papers). All manuscripts are thoroughly refereed through a single-blind peer-review process. A guide for authors and other relevant information for submission of manuscripts is available on the Instructions for Authors page. Electronics is an international peer-reviewed open access semimonthly journal published by MDPI.

Please visit the Instructions for Authors page before submitting a manuscript. The Article Processing Charge (APC) for publication in this open access journal is 2400 CHF (Swiss Francs). Submitted papers should be well formatted and use good English. Authors may use MDPI's English editing service prior to publication or during author revisions.

Keywords

  • FPGA
  • hardware acceleration
  • deep neural networks
  • reconfigurable computing
  • algorithm–hardware co-design
  • transformer
  • diffusion
  • large language models

Benefits of Publishing in a Special Issue

  • Ease of navigation: Grouping papers by topic helps scholars navigate broad scope journals more efficiently.
  • Greater discoverability: Special Issues support the reach and impact of scientific research. Articles in Special Issues are more discoverable and cited more frequently.
  • Expansion of research network: Special Issues facilitate connections among authors, fostering scientific collaborations.
  • External promotion: Articles in Special Issues are often promoted through the journal's social media, increasing their visibility.
  • Reprint: MDPI Books provides the opportunity to republish successful Special Issues in book format, both online and in print.

Further information on MDPI's Special Issue policies can be found here.

Published Papers (1 paper)

Order results
Result details
Select all
Export citation of selected articles as:

Research

19 pages, 662 KB  
Article
FPGA Programmable Logic Block Architecture with High-Density MAC for Deep Learning Inference
by Yanlin Wang, Lijiang Gao and Haigang Yang
Electronics 2026, 15(4), 801; https://doi.org/10.3390/electronics15040801 - 13 Feb 2026
Viewed by 739
Abstract
Compared to half- or single-precision floating-point, reducing the precision of Deep Neural Network (DNN) inference accelerators can yield significant efficiency gains with little to no accuracy degradation by enabling more multiplication operations per unit area. The variable precision capabilities of FPGAs are extremely [...] Read more.
Compared to half- or single-precision floating-point, reducing the precision of Deep Neural Network (DNN) inference accelerators can yield significant efficiency gains with little to no accuracy degradation by enabling more multiplication operations per unit area. The variable precision capabilities of FPGAs are extremely valuable, as a wide range of precisions fall on the Pareto-optimal curve of hardware efficiency versus accuracy, with no single precision dominating. We propose seven variants across three types of logical block designs to improve the area efficiency of multiply accumulate (MAC) implemented in soft structures. Ultimately, we use COFFE and VTR tools to fully evaluate these enhancements. The 2-bit adder BLE (ADD2_BLE) architecture achieves a 7.3% area optimization with only a 1.7% increase in tile area by improving the fracturability of LUTs in the baseline BLE and adding an additional 1-bit adder. However, this comes at the expense of reduced speed. The 9-bit Compact Multiplier (CMUL) architecture based on ADD2_BLE achieved the greatest optimization among the six variants using the Compact Multiplier (CMUL). On average, it reduces the DAP result by up to 72%. Nonetheless, it results in a 13% increase in logic tile area for universal benchmarks that do not use multiplication. Full article
(This article belongs to the Special Issue FPGA-Based Accelerators for Deep Neural Networks)
Show Figures

Figure 1

Back to TopTop