You are currently viewing a new version of our website. To view the old version click .

Journal of Low Power Electronics and Applications, Volume 8, Issue 2

June 2018 - 13 articles

  • Issues are regarded as officially published after their release is announced to the table of contents alert mailing list .
  • You may sign up for email alerts to receive table of contents of newly released issues.
  • PDF is the official format for papers published in both, html and pdf forms. To view the papers in pdf format, click on the "PDF Full-text" link, and use the free Adobe Reader to open them.

Articles (13)

  • Review
  • Open Access
13 Citations
9,723 Views
13 Pages

This paper presents a top-down methodology for designing battery-less systems for the Internet-of-Things (IoT). We start by extracting features from a target IoT application and the environment in which it will be deployed. We then present strategies...

  • Article
  • Open Access
6 Citations
9,992 Views
12 Pages

A Low-Power Voltage Reference Cell with a 1.5 V Output

  • Mir Mohammad Navidi and
  • David W. Graham

A low-power voltage reference cell for system-on-a-chip applications is presented in this paper. The proposed cell uses a combination of standard transistors and thick-oxide transistors to generate a voltage above 1 V. A design procedure is also pres...

  • Review
  • Open Access
29 Citations
18,118 Views
33 Pages

The continuous scaling needed for better performance and higher density has introduced some new challenges to the back end of line (BEOL) in terms of layout and design. Reductions in metal line width, spacing, and thickness require major changes in b...

  • Article
  • Open Access
9 Citations
8,540 Views
15 Pages

Software and DVFS Tuning for Performance and Energy-Efficiency on Intel KNL Processors

  • Enrico Calore,
  • Alessandro Gabbana,
  • Sebastiano Fabio Schifano and
  • Raffaele Tripiccione

Energy consumption of processors and memories is quickly becoming a limiting factor in the deployment of large computing systems. For this reason, it is important to understand the energy performance of these processors and to study strategies allowi...

  • Article
  • Open Access
8 Citations
8,133 Views
17 Pages

We discuss the impact of physical computing techniques to classifying network security issues for ultra-low power networked IoT devices. Physical computing approaches enable at least a factor of 1000 improvement in computational energy efficiency emp...

  • Article
  • Open Access
1 Citations
7,844 Views
17 Pages

This paper presents an on-chip temperature sensor circuit for dynamic thermal management in VLSI systems. The sensor directly senses the threshold voltage that contains temperature information using a single PMOS device. This simple structure enables...

  • Article
  • Open Access
4 Citations
8,286 Views
13 Pages

Optimization of Finite-Differencing Kernels for Numerical Relativity Applications

  • Roberto Alfieri,
  • Sebastiano Bernuzzi,
  • Albino Perego and
  • David Radice

A simple optimization strategy for the computation of 3D finite-differencing kernels on many-cores architectures is proposed. The 3D finite-differencing computation is split direction-by-direction and exploits two level of parallelism: in-core vector...

  • Article
  • Open Access
7 Citations
9,743 Views
16 Pages

0.45 v and 18 μA/MHz MCU SOC with Advanced Adaptive Dynamic Voltage Control (ADVC)

  • Uzi Zangi,
  • Neil Feldman,
  • Tzach Hadas,
  • Noga Dayag,
  • Joseph Shor and
  • Alexander Fish

An ultra-low-power MicroController Unit System-on-Chip (MCU SOC) is described with integrated DC to DC power management and Adaptive Dynamic Voltage Control (ADVC) mechanism. The SOC, designed and fabricated in a 40 nm ULP standard CMOS technology, i...

  • Article
  • Open Access
31 Citations
10,230 Views
14 Pages

Performance analysis tools allow application developers to identify and characterize the inefficiencies that cause performance degradation in their codes, allowing for application optimizations. Due to the increasing interest in the High Performance...

  • Review
  • Open Access
31 Citations
18,202 Views
29 Pages

This article reviews design challenges for low-power CMOS high-speed analog-to-digital converters (ADCs). Basic ADC converter architectures (flash ADCs, interpolating and folding ADCs, subranging and two-step ADCs, pipelined ADCs, successive approxim...

of 2

Get Alerted

Add your email address to receive forthcoming issues of this journal.

XFacebookLinkedIn
J. Low Power Electron. Appl. - ISSN 2079-9268