Sign in to use this feature.

Years

Between: -

Subjects

remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline

Journals

Article Types

Countries / Regions

Search Results (111)

Search Parameters:
Keywords = common-mode rejection

Order results
Result details
Results per page
Select all
Export citation of selected articles as:
13 pages, 2104 KB  
Article
Design and Optimization of a Broadband Polarization-Insensitive 90° Optical Hybrid in Double-Strip Silicon Nitride Waveguides
by Rui Meng, Yan Fan, Sitong Liu, Haoran Wang, Ziyang Xiong, Hao Deng, Liu Li, Junpeng Lu, Zhenhua Ni and Tong Lin
Photonics 2026, 13(4), 364; https://doi.org/10.3390/photonics13040364 - 10 Apr 2026
Viewed by 397
Abstract
Coherent optical communication serves as the backbone of long-haul, high-capacity optical networks, where polarization-insensitive 90° optical hybrids (OHs) are crucial for system simplification and robustness. This work presents a polarization-insensitive 90° OH based on asymmetric double-strip silicon nitride waveguides, designed for dual-polarization quadrature [...] Read more.
Coherent optical communication serves as the backbone of long-haul, high-capacity optical networks, where polarization-insensitive 90° optical hybrids (OHs) are crucial for system simplification and robustness. This work presents a polarization-insensitive 90° OH based on asymmetric double-strip silicon nitride waveguides, designed for dual-polarization quadrature phase-shift keying (DP-QPSK) systems. The device consists of a cascaded polarization-insensitive structure incorporating one 1 × 2 and three 2 × 2 multimode interference (MMI) couplers, interconnected by four 90° bent waveguides. Optimized via 3D finite-difference time-domain (FDTD) simulations, the 1 × 2 MMI coupler exhibits insertion losses below 0.06 dB (TE) and 0.09 dB (TM), while each 2 × 2 MMI coupler shows insertion losses under 0.2/0.4 dB, amplitude imbalance below 0.05/0.18 dB, and phase error within ±0.5°/±1.5° for the TE/TM modes, respectively. Based on these components, the full device achieves polarization-insensitive operation across a 100 nm bandwidth (1500–1600 nm), with a phase error within ±1°, insertion loss below 0.3 dB (TE) and 0.5 dB (TM), and common-mode rejection ratio better than −40 dB (TE) and −30 dB (TM). Furthermore, the design demonstrates high fabrication tolerance, maintaining performance under manufacturing deviations of ±2 μm in MMI length and ±20 nm in waveguide spacing. This work provides a promising polarization-insensitive OH design and a viable route toward cost-effective mass production of next-generation high-speed coherent systems. Full article
Show Figures

Figure 1

19 pages, 3738 KB  
Article
Phase Margin Circuit Design Based on Cascaded DC-DC Converter and Two-Stage Op-Amp with Cascode Compensation
by Wentong An, Hongzhi Jia, Jianren Xu and Ning Wang
Electronics 2026, 15(6), 1260; https://doi.org/10.3390/electronics15061260 - 18 Mar 2026
Viewed by 289
Abstract
This paper proposes a Cascode phase compensation network structure for controlling Buck–Boost converters to achieve wide-bandwidth and high-speed operation. The proposed scheme relocates the compensation capacitor (CC) from the traditional position “across the first-stage output and the second-stage output” to [...] Read more.
This paper proposes a Cascode phase compensation network structure for controlling Buck–Boost converters to achieve wide-bandwidth and high-speed operation. The proposed scheme relocates the compensation capacitor (CC) from the traditional position “across the first-stage output and the second-stage output” to a new position “between the source of the first-stage Cascode common-gate transistor and the second-stage output.” By integrating their high common-mode rejection ratio and power supply rejection ratio, a global system loop with robust interference immunity is constructed. The results indicate that a dominant-pole frequency of 10 kHz is achieved with our proposed structure compared to the circuit without Cascode compensation, representing a tenfold increase. As a result, a phase margin (PM) of up to 58.36° is achieved, which is improved by 9.1%. This work can provide an effective reference for achieving stable and rapidly responsive power conversion. Full article
(This article belongs to the Topic Advanced Integrated Circuit Design and Application)
Show Figures

Figure 1

27 pages, 3514 KB  
Article
A 0.3 V Ultra-Low-Power Bulk-Driven Current-Reuse OTA for Batteryless Applications
by Zhengda Li, Md Anas Abdullah, Mohamed B. Elamien and M. Jamal Deen
Electronics 2026, 15(6), 1256; https://doi.org/10.3390/electronics15061256 - 17 Mar 2026
Viewed by 383
Abstract
In this study, an ultra-low-voltage operational transconductance amplifier (OTA) operating from a 0.3 V supply, designed in a 45 nm CMOS process, is presented. To overcome the severe headroom constraints, the design employs a bulk-driven differential input stage combined with a current-reuse strategy, [...] Read more.
In this study, an ultra-low-voltage operational transconductance amplifier (OTA) operating from a 0.3 V supply, designed in a 45 nm CMOS process, is presented. To overcome the severe headroom constraints, the design employs a bulk-driven differential input stage combined with a current-reuse strategy, effectively enhancing transconductance while operating all transistors in the subthreshold region. This approach enables a rail-to-rail input common-mode range. A multipath Miller zero cancellation compensation technique ensures stability. The resulting OTA achieves an open-loop gain of 44.2 dB and a remarkable common-mode rejection ratio (CMRR) of 87.5 dB, all while consuming 23.3 nW of power. With a gain–bandwidth product of 9.9 kHz, a power supply rejection ratio (PSRR) of 41.1 dB, and an input noise of 1.0 μV/√Hz, this design is highly suitable for energy-constrained, low-frequency applications such as biomedical sensor interfaces and IoT nodes. Full article
(This article belongs to the Section Microelectronics)
Show Figures

Figure 1

16 pages, 3767 KB  
Article
A Single-Cell Optically Pumped Intrinsic Gradiometer
by Nicholaus Zilinski, Ash M. Parameswaran, Bonnie L. Gray and Teresa Cheung
Sensors 2026, 26(5), 1678; https://doi.org/10.3390/s26051678 - 6 Mar 2026
Viewed by 635
Abstract
Optically pumped magnetometers (OPMs) provide a non-cryogenic alternative to superconducting quantum interference devices (SQUIDs) for detecting weak biomagnetic fields. We report the design, construction, and characterization of a single-cell intrinsic OPM gradiometer. The gradiometer employs a rubidium-87 vapor cell in an orthogonal pump [...] Read more.
Optically pumped magnetometers (OPMs) provide a non-cryogenic alternative to superconducting quantum interference devices (SQUIDs) for detecting weak biomagnetic fields. We report the design, construction, and characterization of a single-cell intrinsic OPM gradiometer. The gradiometer employs a rubidium-87 vapor cell in an orthogonal pump and probe beam configuration. The pump beam was split to illuminate two parallel sensing regions of the cell, separated by a baseline of 3 cm, with opposing circular polarization. A linearly polarized probe beam propagated through both regions and was captured by a balanced polarimeter whose output directly measured the spatial magnetic gradient. This prototype achieved a common-mode rejection ratio exceeding 50 dB and a sensitivity of 267 pT/cm/√Hz without passive magnetic shielding, using active ambient-field coils. As a proof of concept, we recorded preliminary cardiac-synchronous magnetic measurements using an optical pulse sensor for beat segmentation. After bandpass filtering and ensemble averaging, a cardiac-synchronous waveform was observed, consistent with cardiac timing. Unlike many multi-cell gradiometers that require complex calibration, modulation, and passive shielding, this single-cell design reduces cost and complexity. Full article
(This article belongs to the Section Physical Sensors)
Show Figures

Figure 1

19 pages, 6578 KB  
Article
High-Resolution Spatiotemporal-Coded Differential Eddy-Current Array Probe for Defect Detection in Metal Substrates
by Qi Ouyang, Yuke Meng, Lun Huang and Yun Li
Sensors 2026, 26(2), 537; https://doi.org/10.3390/s26020537 - 13 Jan 2026
Viewed by 421
Abstract
To address the problems of weak geometric features, low signal response amplitude, and insufficient spatial resolvability of near-surface defects in metal substrates, a high-resolution spatiotemporal-coded eddy-current array probe is proposed. The probe adopts an array topology with time-multiplexed excitation and adjacent differential reception, [...] Read more.
To address the problems of weak geometric features, low signal response amplitude, and insufficient spatial resolvability of near-surface defects in metal substrates, a high-resolution spatiotemporal-coded eddy-current array probe is proposed. The probe adopts an array topology with time-multiplexed excitation and adjacent differential reception, achieving a balance between high common-mode rejection ratio and high-density spatial sampling. First, a theoretical electromagnetic coupling model between the probe and the metal substrate is established, and finite-element simulations are conducted to investigate the evolution of the skin effect, eddy-current density distribution, and differential impedance response over an excitation frequency range of 1–10 MHz. Subsequently, a 64-channel M-DECA probe and an experimental testing platform are developed, and frequency-sweeping experiments are carried out under different excitation conditions. Experimental results indicate that, under a 50 kHz excitation frequency, the array eddy-current response achieves an optimal trade-off between signal amplitude and spatial geometric consistency. Furthermore, based on the pixel-to-physical coordinate mapping relationship, the lateral equivalent diameters of near-surface defects with different characteristic scales are quantitatively characterized, with relative errors of 6.35%, 4.29%, 3.98%, 3.50%, and 5.80%, respectively. Regression-based quantitative analysis reveals a power-law relationship between defect area and the amplitude of the differential eddy-current array response, with a coefficient of determination R2=0.9034 for the bipolar peak-to-peak feature. The proposed M-DECA probe enables high-resolution imaging and quantitative characterization of near-surface defects in metal substrates, providing an effective solution for electromagnetic detection of near-surface, low-contrast defects. Full article
Show Figures

Figure 1

26 pages, 27683 KB  
Article
A 0.9 V, Ultra-Low-Power OTA with Low NEF and High CMRR for Batteryless Biomedical Front-Ends
by Md. Zubair Alam Emon, Rifatuzzaman Apu and Mohamed B. Elamien
Electronics 2025, 14(22), 4520; https://doi.org/10.3390/electronics14224520 - 19 Nov 2025
Cited by 1 | Viewed by 1378
Abstract
This paper presents a new operational transconductance amplifier (OTA) design for batteryless biomedical front-ends. The proposed OTA operates in the subthreshold region and utilizes self-cascode devices to achieve ultra-low power, low noise, and a high common-mode rejection ratio (CMRR [...] Read more.
This paper presents a new operational transconductance amplifier (OTA) design for batteryless biomedical front-ends. The proposed OTA operates in the subthreshold region and utilizes self-cascode devices to achieve ultra-low power, low noise, and a high common-mode rejection ratio (CMRR). Post-layout simulations in Cadence, using 45 nm CMOS technology with 0.9 V supply voltage, show a power consumption of 49.3 nW, a CMRR of 144.9 dB, an input-referred noise of 4.51 μVrms integrated over 0.5–208 Hz, and a noise efficiency factor of 1.023 with a core silicon area of 0.00138 mm2. Using the proposed OTA, we implemented a 10-channel neural recording amplifier for Local Field Potentials (LFPs) based on a capacitively coupled, capacitive-feedback (CC-CF) topology with a body-driven pseudo-resistor high-pass path. The system achieves a total CMRR ≥ 70 dB and an estimated power of 494.2 nW for 10 channels. Compared with prior art, the proposed OTA offers competitive noise efficiency and common-mode rejection at lower power, making it a viable building block for batteryless neural and biomedical sensing front-ends. Full article
Show Figures

Figure 1

14 pages, 1839 KB  
Article
Parallel-Coupled Microstrip-Lines-Based Miniaturized Balanced Bandpass Filters with Flexible Differential-Fed I/O Ports
by Chuan Shao, Guijie Liu, Rong Cai, Rongchang Jiang, Xinnai Zhang and Kai Xu
Micromachines 2025, 16(11), 1238; https://doi.org/10.3390/mi16111238 - 30 Oct 2025
Viewed by 694
Abstract
In this paper, a miniaturized balanced bandpass filter with flexible input/output (I/O) functionality is initially designed based on parallel-coupled microstrip lines. Unlike conventional balanced bandpass filters, the proposed filter features two distinct I/O configurations. In these two states, the I/O ports of the [...] Read more.
In this paper, a miniaturized balanced bandpass filter with flexible input/output (I/O) functionality is initially designed based on parallel-coupled microstrip lines. Unlike conventional balanced bandpass filters, the proposed filter features two distinct I/O configurations. In these two states, the I/O ports of the developed balanced filter are symmetrically arranged in either horizontal or vertical directions. Moreover, the developed balanced filter demonstrates excellent differential-mode and common-mode suppression in both states. To further enhance the common-mode suppression without compromising the differential-mode performance, an asymmetrical quarter-wavelength open-circuited stub is introduced in the middle of the filter when the I/O ports are vertically symmetric. The inclusion of this stub significantly broadens the common-mode suppression bandwidth. More importantly, the developed balanced filters achieve highly compact sizes, which is essential for integration into modern compact RF front-end modules. To verify the feasibility of the proposed design concept, two prototypes are designed and fabricated, whose simulated and measured results are in good agreement. Full article
Show Figures

Figure 1

20 pages, 3983 KB  
Article
Novel Tunable Pseudoresistor-Based Chopper-Stabilized Capacitively Coupled Amplifier and Its Machine Learning-Based Application
by Mohammad Aleem Farshori, M. Nizamuddin, Renuka Chowdary Bheemana, Krishna Prakash, Shonak Bansal, Mohammad Zulqarnain, Vipin Sharma, S. Sudhakar Babu and Kanwarpreet Kaur
Micromachines 2025, 16(9), 1000; https://doi.org/10.3390/mi16091000 - 29 Aug 2025
Cited by 1 | Viewed by 1493
Abstract
This work presents a high-common-mode-rejection-ratio (CMRR) and high-gain FinFET-based bio-potential amplifier with a novel CMRR reduction technique. In this paper, a feedback buffer is used alongside a capacitively coupled chopper-stabilized circuit to reduce the common-mode signal gain, thus boosting the overall CMRR of [...] Read more.
This work presents a high-common-mode-rejection-ratio (CMRR) and high-gain FinFET-based bio-potential amplifier with a novel CMRR reduction technique. In this paper, a feedback buffer is used alongside a capacitively coupled chopper-stabilized circuit to reduce the common-mode signal gain, thus boosting the overall CMRR of the circuit. The conventional pseudoresistor in the feedback circuit is replaced with a tunable parallel-cell configuration of pseudoresistors to achieve high linearity. A chopper spike filter is used to mitigate spikes generated by switching activity. The mid-band gain of the chopper-stabilized amplifier is 42.6 dB, with a bandwidth in the range of 6.96 Hz to 621 Hz. The noise efficiency factor (NEF) of the chopper-stabilized amplifier is 6.1, and its power dissipation is 0.92 µW. The linearity of the parallel pseudoresistor cell is tested for different tuning voltages (Vtune) and various numbers of parallel pseudoresistor cells. The simulation results also demonstrate the pseudoresistor cell performance for different process corners and temperature changes. The low cut-off frequency is adjusted by varying the parameters of the parallel pseudoresistor cell. The CMRR of the chopper-stabilized amplifier, with and without the feedback buffer, is 106.9 dB and 100.3 dB, respectively. The feedback buffer also reduces the low cut-off frequency, demonstrating its multi-utility. The proposed circuit is compatible with bio-signal acquisition and processing. Additionally, a machine learning-based arrhythmia diagnosis model is presented using a convolutional neural network (CNN) + Long Short-Term Memory (LSTM) algorithm. For arrhythmia diagnosis using the CNN+LSTM algorithm, an accuracy of 99.12% and a mean square error (MSE) of 0.0273 were achieved. Full article
Show Figures

Figure 1

15 pages, 4292 KB  
Article
Research on Medium Voltage Energy Storage Inverter Control Based on Hybrid Variable Virtual Vectors
by Zhimin Mei, Kai Xiong and Jiang Liu
Electronics 2025, 14(17), 3372; https://doi.org/10.3390/electronics14173372 - 25 Aug 2025
Viewed by 767
Abstract
Medium-voltage energy storage converter equipment is an important component of the new generation of ship power and power systems. Virtual space vector pulse width modulation, as a modulation optimization method to improve the neutral-point voltage imbalance in medium- and high-voltage multilevel energy storage [...] Read more.
Medium-voltage energy storage converter equipment is an important component of the new generation of ship power and power systems. Virtual space vector pulse width modulation, as a modulation optimization method to improve the neutral-point voltage imbalance in medium- and high-voltage multilevel energy storage converters, has become a research hotspot for T-type three-level energy storage inverter modulation methods due to its significant balancing effect and simple implementation. However, the current research method of constructing virtual vectors through redundant small vectors has limitations in regulating the neutral-point potential under full (especially high) modulation ratios. This paper proposes a modulation method that uses hybrid variable virtual small vectors and virtual medium vectors through optimization selection and reconstruction of basic vectors. This method ensures that the neutral-point charge change of the vector is zero and the common-mode voltage is minimized within the switching period under the full modulation ratio, achieving the purpose of controlling the neutral-point voltage balance and suppressing the common-mode voltage. Finally, simulation and experimental results show that the proposed method has good neutral-point voltage regulation and common-mode voltage suppression capabilities within the full modulation ratio range, and the system also has strong robustness and adaptability under different load conditions. Full article
Show Figures

Figure 1

15 pages, 7592 KB  
Article
Exploiting a Multi-Mode Laser in Homodyne Detection for Vacuum-Fluctuation-Based Quantum Random Number Generator
by Sooyoung Park, Sanghyuk Kim, Chulwoo Park and Jeong Woon Choi
Photonics 2025, 12(9), 851; https://doi.org/10.3390/photonics12090851 - 25 Aug 2025
Viewed by 1415
Abstract
To realize a vacuum-fluctuation-based quantum random number generator (QRNG), various implementations can be explored to improve efficiency and practicality. In this study, we employed a multi-mode (MM) laser as the local oscillator in a vacuum-fluctuation QRNG and compared its performance with that of [...] Read more.
To realize a vacuum-fluctuation-based quantum random number generator (QRNG), various implementations can be explored to improve efficiency and practicality. In this study, we employed a multi-mode (MM) laser as the local oscillator in a vacuum-fluctuation QRNG and compared its performance with that of a conventional single-mode (SM) laser. Despite experiencing frequency-mode hopping, the MM laser successfully interfered with the vacuum state, similar to the SM reference. The common-mode rejection ratio of the balanced homodyne detection setup exceeded 35 dB for all laser sources. The digitized raw data were processed with a cryptographic hash function to generate full-entropy data. These outputs passed both the independent and identically distributed test recommended in NIST SP 800-90B and the statistical test suite under the SP 800-22 guideline, confirming their quality as quantum random numbers. Our results demonstrate that full-entropy data derived from either SM or MM lasers are applicable to systems requiring high-quality randomness, such as quantum key distribution. This study represents the first demonstration of an MM-laser-based vacuum-fluctuation QRNG, achieving a generation rate of 10 Gbps and indicating potential for compact and practical implementation. Full article
(This article belongs to the Section Quantum Photonics and Technologies)
Show Figures

Figure 1

19 pages, 7045 KB  
Article
Design of an SAR-Assisted Offset-Calibrated Chopper CFIA for High-Precision 4–20 mA Transmitter Front Ends
by Jian Ren, Yiqun Niu, Bin Liu, Meng Li, Yansong Bai and Yuang Chen
Appl. Sci. 2025, 15(16), 9084; https://doi.org/10.3390/app15169084 - 18 Aug 2025
Cited by 1 | Viewed by 1464
Abstract
In loop-powered 4–20 mA transmitter systems, sensors like temperature, pressure, flow, and gas sensors are chosen based on specific application requirements. These systems are widely adopted in high-precision measurement scenarios, including industrial automation, process control, and environmental monitoring. The transmitter requires a high-performance [...] Read more.
In loop-powered 4–20 mA transmitter systems, sensors like temperature, pressure, flow, and gas sensors are chosen based on specific application requirements. These systems are widely adopted in high-precision measurement scenarios, including industrial automation, process control, and environmental monitoring. The transmitter requires a high-performance analog front end (AFE) for precise amplification and signal conditioning. This paper presents a low-noise instrumentation amplifier (IA) for high-precision transmitter front ends, featuring a Successive Approximation Register (SAR)-assisted offset calibration architecture. The proposed structure integrates a chopper current-feedback instrumentation amplifier (CFIA) with an automatic offset calibration loop (AOCL), significantly suppressing internal offset errors and enabling high-accuracy signal acquisition under stringent power and environmental temperature constraints. The designed amplifier provides four selectable gain settings, covering a range from ×32 to ×256. Fabricated in a 0.18 μm CMOS process, the CFIA operates at a 1.8 V supply voltage, consumes a static current of 182 μA, and achieves an input-referred noise as low as 20.28 nV/√Hz at 1 kHz, with a common-mode rejection ratio (CMRR) up to 122 dB and a power-supply rejection ratio (PSRR) up to 117 dB. Experimental results demonstrate that the proposed amplifier exhibits excellent performance in terms of input-referred noise, offset voltage, PSRR, and CMRR, making it well-suited for front-end detection in field instruments that require direct interfacing with measured media. Full article
Show Figures

Figure 1

12 pages, 2525 KB  
Article
A 55 V, 6.6 nV/√Hz Chopper Operational Amplifier with Dual Auto-Zero and Common-Mode Voltage Tracking
by Zhifeng Chen, Yuyan Zhang, Yaguang Yang and Chengying Chen
Eng 2025, 6(8), 192; https://doi.org/10.3390/eng6080192 - 6 Aug 2025
Viewed by 1533
Abstract
For high-voltage signal detection applications, an auto-zero and chopper operational amplifier (OPA) is proposed in this paper. With the auto-zero and chopper technique, the OPA adopts an eight-channel Ping-Pong mechanism to reduce the high-frequency ripple and glitch generated by chopper modulation. The main [...] Read more.
For high-voltage signal detection applications, an auto-zero and chopper operational amplifier (OPA) is proposed in this paper. With the auto-zero and chopper technique, the OPA adopts an eight-channel Ping-Pong mechanism to reduce the high-frequency ripple and glitch generated by chopper modulation. The main transconductor effectively suppresses low-frequency noise and offset by combining input coarse and output fine auto-zero. A common-mode voltage tracking circuit is presented to ensure constant gate-source and gate-substrate voltages of the chopper, which reduces the charge injection caused by threshold voltage drift of their transistors and improves output signal resolution. The OPA is implemented using CMOS 180 nm BCD process. The post-simulation results show that the unit gain bandwidth (UGB) is 2.5 MHz and common-mode rejection ratio (CMRR) is 137 dB when the power supply voltage is 5–55 V. The noise power spectral density (PSD) is 6.6 nV/√Hz, and the offset is about 47 µV. The overall circuit consumes current of 960 µA. Full article
(This article belongs to the Topic Advanced Integrated Circuit Design and Application)
Show Figures

Figure 1

18 pages, 9954 KB  
Article
Adaptive Continuous Non-Singular Terminal Sliding Mode Control for High-Pressure Common Rail Systems: Design and Experimental Validation
by Jie Zhang, Yinhui Yu, Sumin Wu, Wenjiang Zhu and Wenqian Liu
Processes 2025, 13(8), 2410; https://doi.org/10.3390/pr13082410 - 29 Jul 2025
Viewed by 870
Abstract
The High-Pressure Common Rail System (HPCRS) is designed based on fundamental hydrodynamic principles, after which this paper formally defines the key control challenges. The proposed continuous sliding mode control strategy is developed based on a non-singular terminal sliding mode framework, integrated with an [...] Read more.
The High-Pressure Common Rail System (HPCRS) is designed based on fundamental hydrodynamic principles, after which this paper formally defines the key control challenges. The proposed continuous sliding mode control strategy is developed based on a non-singular terminal sliding mode framework, integrated with an improved power reaching law. This design effectively eliminates chattering and achieves fast dynamic response with enhanced tracking precision. Subsequently, a bidirectional adaptive mechanism is integrated into the proposed control scheme to eliminate the necessity for a priori knowledge of unknown disturbances within the HPCRS. This mechanism enables real-time evaluation of the system’s state relative to a predefined detection region. To validate the effectiveness of the proposed strategy, experimental studies are conducted under three distinct operating conditions. The experimental results indicate that, compared with conventional rail pressure controllers, the proposed method achieves superior tracking accuracy, faster dynamic response, and improved disturbance rejection. Full article
(This article belongs to the Special Issue Design and Analysis of Adaptive Identification and Control)
Show Figures

Figure 1

18 pages, 3361 KB  
Article
Broadband Low-Cost Normal Magnetic Field Probe for PCB Near-Field Measurement
by Ruichen Luo, Zheng He and Lixiao Wang
Sensors 2025, 25(13), 3874; https://doi.org/10.3390/s25133874 - 21 Jun 2025
Cited by 1 | Viewed by 1691
Abstract
This paper presents a broadband near-field probe designed for measuring the normal magnetic field (Hz) in radio frequency (RF) circuits operating within a frequency range of 2–8 GHz. The proposed probe uses a cost-effective 4-layer printed circuit board (PCB) structure [...] Read more.
This paper presents a broadband near-field probe designed for measuring the normal magnetic field (Hz) in radio frequency (RF) circuits operating within a frequency range of 2–8 GHz. The proposed probe uses a cost-effective 4-layer printed circuit board (PCB) structure made with an FR-4 substrate. The probe primarily consists of an Hz detection unit, a broadband microstrip balun, and a coaxial-like output. The broadband balun facilitates the conversion from differential to single-ended signals, thereby enhancing the probe’s common-mode rejection capability. This design ensures that the probe achieves both cost efficiency and high broadband measurement performance. Additionally, this work investigates the feasibility of employing microstrip lines as calibration standards for the Hz probe. The probe’s structural parameters and magnetic field response were initially determined through simulations, and the calibration factor was subsequently verified by calibration experiments. In practical measurements, the field distributions above a microstrip line and a low-noise amplifier (LNA) were captured. The measured field distribution of the microstrip line was compared with simulation results to verify the probe’s performance. Meanwhile, the measured field distribution of the LNA was utilized to identify the radiating components within the amplifier. Full article
(This article belongs to the Section Electronic Sensors)
Show Figures

Figure 1

13 pages, 3937 KB  
Article
A 5 Gb/s Optoelectronic Receiver IC in 180 nm CMOS for Short-Distance Optical Interconnects
by Yunji Song and Sung-Min Park
Photonics 2025, 12(6), 624; https://doi.org/10.3390/photonics12060624 - 19 Jun 2025
Viewed by 1376
Abstract
This paper presents a CMOS-based optoelectronic receiver integrated circuit (CORIC) realized in a standard 180 nm CMOS technology for the applications of short-distance optical interconnects. The CORIC comprises a spatially modulated P+/N-well on-chip avalanche photodiode (P+/NW APD) for optical-to-electrical [...] Read more.
This paper presents a CMOS-based optoelectronic receiver integrated circuit (CORIC) realized in a standard 180 nm CMOS technology for the applications of short-distance optical interconnects. The CORIC comprises a spatially modulated P+/N-well on-chip avalanche photodiode (P+/NW APD) for optical-to-electrical conversion, a dummy APD at the differential input for enhanced common-mode noise rejection, a cross-coupled differential transimpedance amplifier (CCD-TIA) for current-to-voltage conversion, a 3-bit continuous-time linear equalizer (CTLE) for adaptive equalization by using NMOS registers, and a fT-doubler output buffer (OB). The CTLE and fT-doubler OB combination not only compensates the frequency-dependent signal loss, but also provides symmetric differential output signals. Post-layout simulations of the proposed CORIC reveal a transimpedance gain of 53.2 dBΩ, a bandwidth of 4.83 GHz even with a 490 fF parasitic capacitance from the on-chip P+/NW APD, a dynamic range of 60 dB that handles the input photocurrents from 1 μApp to 1 mApp, and a DC power consumption of 33.7 mW from a 1.8 V supply. The CORIC chip core occupies an area of 260 × 101 μm2. Full article
(This article belongs to the Special Issue New Insights in Low-Dimensional Optoelectronic Materials and Devices)
Show Figures

Figure 1

Back to TopTop