Previous Issue
Volume 14, December
 
 

J. Low Power Electron. Appl., Volume 15, Issue 1 (March 2025) – 11 articles

  • Issues are regarded as officially published after their release is announced to the table of contents alert mailing list.
  • You may sign up for e-mail alerts to receive table of contents of newly released issues.
  • PDF is the official format for papers published in both, html and pdf forms. To view the papers in pdf format, click on the "PDF Full-text" link, and use the free Adobe Reader to open them.
Order results
Result details
Select all
Export citation of selected articles as:
11 pages, 6241 KiB  
Article
Low-Level Kinetic-Energy-Powered Temperature Sensing System
by Ashaduzzaman, James M. Mangum, Syed M. Rahman, Tamzeed B. Amin, Md R. Kabir, Hung Do, Gordy Carichner, David Blaauw and Paul M. Thibado
J. Low Power Electron. Appl. 2025, 15(1), 11; https://doi.org/10.3390/jlpea15010011 - 13 Feb 2025
Viewed by 288
Abstract
Powering modern nanowatt sensors from omnipresent low-level kinetic energy: This study investigates the power levels produced by a varying-capacitance kinetic energy harvesting system. A model system consisting of a uniformly driven rotating capacitor was built to develop an accurate output power performance model. [...] Read more.
Powering modern nanowatt sensors from omnipresent low-level kinetic energy: This study investigates the power levels produced by a varying-capacitance kinetic energy harvesting system. A model system consisting of a uniformly driven rotating capacitor was built to develop an accurate output power performance model. We found a quantitative linear relationship between the rectified output current and the input applied bias voltage, driving frequency, and capacitance variation. We also demonstrate that our variable capacitor system is equivalent to a fixed capacitor driven with an alternating current power source. Both the fixed-capacitance and varying-capacitance energy harvesting systems recharge a three-volt battery, which in turn powers a custom ultralow-power-consuming temperature sensor system. Full article
Show Figures

Figure 1

17 pages, 1231 KiB  
Article
The REGALE Library: A DDS Interoperability Layer for the HPC PowerStack
by Giacomo Madella, Federico Tesser, Lluis Alonso, Julita Corbalan, Daniele Cesarini and Andrea Bartolini
J. Low Power Electron. Appl. 2025, 15(1), 10; https://doi.org/10.3390/jlpea15010010 - 12 Feb 2025
Viewed by 231
Abstract
Large-scale computing clusters have been the basis of scientific progress for several decades and have now become a commodity fuelling the AI revolution. Dark Silicon, energy efficiency, power consumption, and hot spots are no longer looming threats of an Information and Communication Technologies [...] Read more.
Large-scale computing clusters have been the basis of scientific progress for several decades and have now become a commodity fuelling the AI revolution. Dark Silicon, energy efficiency, power consumption, and hot spots are no longer looming threats of an Information and Communication Technologies (ICT) niche but are today the limiting factor of the capability of the entire human society and a contributor to global carbon emissions. However, from the end user, system administrators, and system integrator perspective, handling and optimising the system for these constraints is not straightforward due to the elevated degree of fragmentation in the software tools and interfaces which handles the power management in high-performance computing (HPC) clusters. In this paper, we present the REGALE Library. It is the result of a collaborative effort in the EU EuroHPC JU REGALE project, which aims to effectively materialize the HPC PowerStack initiative, providing a single layer of communication among different power management tools, libraries, and software. The proposed framework is based on the data distribution service (DDS) and real-time publish–subscribe (RTPS) protocols and FastDDS as their implementation. This enables the various actors in the ecosystem to communicate and exchange messages without any further modification inside their implementation. In this paper, we present the blueprint, functionality tests, and performance and scalability evaluation of the DDS implementation currently used in the REGALE Library in the HPC context. Full article
Show Figures

Figure 1

12 pages, 3180 KiB  
Article
Design and Analysis of a Novel 12-Bit Current-Steering–Capacitive Digital-to-Analog Converter
by Xian Yang Lim, Boon Chiat Terence Teo, Venkadasamy Navaneethan, Wu Cong Lim and Liter Siek
J. Low Power Electron. Appl. 2025, 15(1), 9; https://doi.org/10.3390/jlpea15010009 - 11 Feb 2025
Viewed by 250
Abstract
This article introduces a novel digital-to-analog converter (DAC), which addresses a few weaknesses that a traditional capacitive DAC (CDAC) has, such as matching and parasitic capacitance-induced code dependency and a challenging bridge capacitor design. Our novel idea is a hybrid DAC of a [...] Read more.
This article introduces a novel digital-to-analog converter (DAC), which addresses a few weaknesses that a traditional capacitive DAC (CDAC) has, such as matching and parasitic capacitance-induced code dependency and a challenging bridge capacitor design. Our novel idea is a hybrid DAC of a CDAC and a current-steering DAC (CSDAC) and is named the CSCDAC. In this paper, a 12-bit CSCDAC is designed, and the post-layout simulation is provided. The Nyquist 12-bit CSCDAC exhibits a spurious free dynamic range (SFDR) of 67.62 dB under an operating frequency of 2 GS/s, with an expected average power of 54 mW. The 12-bit CSCDAC occupies a 0.154 mm2 die area, whereas the core area is 0.044 mm2. Full article
Show Figures

Figure 1

26 pages, 1186 KiB  
Article
Optimizing BFloat16 Deployment of Tiny Transformers on Ultra-Low Power Extreme Edge SoCs
by Alberto Dequino, Luca Bompani, Luca Benini and Francesco Conti
J. Low Power Electron. Appl. 2025, 15(1), 8; https://doi.org/10.3390/jlpea15010008 - 5 Feb 2025
Viewed by 472
Abstract
Transformers have emerged as the central backbone architecture for modern generative AI. However, most ML applications targeting low-power, low-cost SoCs (TinyML apps) do not employ Transformers as these models are thought to be challenging to quantize and deploy on small devices. This work [...] Read more.
Transformers have emerged as the central backbone architecture for modern generative AI. However, most ML applications targeting low-power, low-cost SoCs (TinyML apps) do not employ Transformers as these models are thought to be challenging to quantize and deploy on small devices. This work proposes a methodology to reduce Transformer dimensions with an extensive pruning search. We exploit the intrinsic redundancy of these models to fit them on resource-constrained devices with a well-controlled accuracy tradeoff. We then propose an optimized library to deploy the reduced models using BFLoat16 with no accuracy loss on Commercial Off-The-Shelf (COTS) RISC-V multi-core micro-controllers, enabling the execution of these models at the extreme edge, without the need for complex and accuracy-critical quantization schemes. Our solution achieves up to 220× speedup with respect to a naïve C port of the Multi-Head Self Attention PyTorch kernel: we reduced MobileBert and TinyViT memory footprint up to ∼94% and ∼57%, respectively, and we deployed a tinyLLAMA SLM on microcontroller, achieving a throughput of 1219 tokens/s with an average power of just 57 mW. Full article
Show Figures

Figure 1

18 pages, 16317 KiB  
Article
A Novel Low-Power Differential Input Current Summing Second-Generation Voltage Conveyor
by Riccardo Olivieri, Davide Colaiuda, Gianluca Barile, Vincenzo Stornelli and Giuseppe Ferri
J. Low Power Electron. Appl. 2025, 15(1), 7; https://doi.org/10.3390/jlpea15010007 - 29 Jan 2025
Viewed by 421
Abstract
This paper presents a novel transistor-level design of a modified second-generation voltage conveyor (VCII), which incorporates two differential current inputs (Y+ and Y−) and gives a voltage output at terminal X that mirrors the sum of these currents. The circuit operation is based [...] Read more.
This paper presents a novel transistor-level design of a modified second-generation voltage conveyor (VCII), which incorporates two differential current inputs (Y+ and Y−) and gives a voltage output at terminal X that mirrors the sum of these currents. The circuit operation is based on current mirrors that maintain the X terminal in a stable “quiescent” state when no differential current is applied at Y+ and Y−. When a current flows into one of the two inputs, the sum is mirrored into X, providing a summed current measurement. This design, developed in a standard 0.35 μm CMOS transistors technology, ensures circuit high accuracy and robustness. The low power consumption of 24.6 μW makes it well-suited for portable biomedical applications as in environmental fields. Full article
Show Figures

Figure 1

25 pages, 7838 KiB  
Article
Distributed Consensus Gossip-Based Data Fusion for Suppressing Incorrect Sensor Readings in Wireless Sensor Networks
by Martin Kenyeres, Jozef Kenyeres and Sepideh Hassankhani Dolatabadi
J. Low Power Electron. Appl. 2025, 15(1), 6; https://doi.org/10.3390/jlpea15010006 - 26 Jan 2025
Viewed by 577
Abstract
Incorrect sensor readings can cause serious problems in Wireless Sensor Networks (WSNs), potentially disrupting the operation of the entire system. As shown in the literature, they can arise from various reasons; therefore, addressing this issue has been a significant challenge for the scientific [...] Read more.
Incorrect sensor readings can cause serious problems in Wireless Sensor Networks (WSNs), potentially disrupting the operation of the entire system. As shown in the literature, they can arise from various reasons; therefore, addressing this issue has been a significant challenge for the scientific community over the past few decades. In this paper, we examine the applicability of seven distributed consensus gossip-based algorithms for sensor fusion (namely, the Randomized Gossip algorithm, the Geographic Gossip algorithm, three initial configurations of the Broadcast Gossip algorithm, the Push-Sum protocol, and the Push-Pull protocol) to compensate for incorrect data in WSNs. More specifically, we consider a scenario where the sensor-measured data (measured by a set of independent sensor nodes) are skewed due to Gaussian noise with a various standard deviation σ, resulting in discrepancies between the measured values and the true value of observed physical quantities. Subsequently, the aforementioned algorithms are employed to mitigate this skewness in order to improve the accuracy of the measured data. In this paper, WSNs are modeled as random geometric graphs with various connectivity, and the performance of the algorithms is evaluated using two metrics (specifically, the mean square error (MSE) and the number of sent messages required for an algorithm to be completed). Based on the presented results, it is identified that all the examined algorithms can significantly suppress incorrect sensor readings (MSE without sensor fusion = −0.42 dB if σ = 1, and MSE without sensor fusion = 14.05 dB if σ = 5), and the best performance is achieved by PS in dense graphs and by GG in sparse graphs (both algorithms achieve the maximum precision MSE = −24.87 dB if σ = 1 and MSE = −21.02 dB if σ = 5). Additionally, the performance of the analyzed distributed consensus gossip algorithms is compared to the best deterministic consensus algorithm applied for the same purpose. Full article
Show Figures

Figure 1

27 pages, 1396 KiB  
Article
The Cart-Pole Application as a Benchmark for Neuromorphic Computing
by James S. Plank, Charles P. Rizzo, Chris A. White and Catherine D. Schuman
J. Low Power Electron. Appl. 2025, 15(1), 5; https://doi.org/10.3390/jlpea15010005 - 26 Jan 2025
Viewed by 401
Abstract
The cart-pole application is a well-known control application that is often used to illustrate reinforcement learning algorithms with conventional neural networks. An implementation of the application from OpenAI Gym is ubiquitous and popular. Spiking neural networks are the basis of brain-based, or neuromorphic [...] Read more.
The cart-pole application is a well-known control application that is often used to illustrate reinforcement learning algorithms with conventional neural networks. An implementation of the application from OpenAI Gym is ubiquitous and popular. Spiking neural networks are the basis of brain-based, or neuromorphic computing. They are attractive, especially as agents for control applications, because of their very low size, weight and power requirements. We are motivated to help researchers in neuromorphic computing to be able to compare their work with common benchmarks, and in this paper we explore using the cart-pole application as a benchmark for spiking neural networks. We propose four parameter settings that scale the application in difficulty, in particular beyond the default parameter settings which do not pose a difficult test for AI agents. We propose achievement levels for AI agents that are trained with these settings. Next, we perform an experiment that employs the benchmark and its difficulty levels to evaluate the effectiveness of eight neuroprocessor settings on success with the application. Finally, we perform a detailed examination of eight example networks from this experiment, that achieve our goals on the difficulty levels, and comment on features that enable them to be successful. Our goal is to help researchers in neuromorphic computing to utilize the cart-pole application as an effective benchmark. Full article
Show Figures

Figure 1

21 pages, 3448 KiB  
Article
Optimizing Reservoir Separability in Liquid State Machines for Spatio-Temporal Classification in Neuromorphic Hardware
by Oscar I. Alvarez-Canchila, Andres Espinal, Alberto Patiño-Saucedo and Horacio Rostro-Gonzalez
J. Low Power Electron. Appl. 2025, 15(1), 4; https://doi.org/10.3390/jlpea15010004 - 24 Jan 2025
Viewed by 536
Abstract
In this paper, we propose an optimization approach using Particle Swarm Optimization (PSO) to enhance reservoir separability in Liquid State Machines (LSMs) for spatio-temporal classification in neuromorphic systems. By leveraging PSO, our method fine-tunes reservoir parameters, neuron dynamics, and connectivity patterns, maximizing separability [...] Read more.
In this paper, we propose an optimization approach using Particle Swarm Optimization (PSO) to enhance reservoir separability in Liquid State Machines (LSMs) for spatio-temporal classification in neuromorphic systems. By leveraging PSO, our method fine-tunes reservoir parameters, neuron dynamics, and connectivity patterns, maximizing separability while aligning with the resource constraints typical of neuromorphic hardware. This approach was validated in both software (NEST) and on neuromorphic hardware (SpiNNaker), demonstrating notable results in terms of accuracy and low energy consumption when using SpiNNaker. Specifically, our approach addresses two problems: Frequency Recognition (FR) with five classes and Pattern Recognition (PR) with four, eight, and twelve classes. For instance, in the Mono-objective approach running in NEST, accuracies ranged from 81.09% to 95.52% across the benchmarks under study. The Multi-objective approach outperformed the Mono-objective approach, delivering accuracies ranging from 90.23% to 98.77%, demonstrating its superior scalability for LSM implementations. On the SpiNNaker platform, the mono-objective approach achieved accuracies ranging from 86.20% to 97.70% across the same benchmarks, with the Multi-objective approach further improving accuracies, ranging from 94.42% to 99.52%. These results show that, in addition to slight accuracy improvements, hardware-based implementations offer superior energy efficiency with a lower execution time. For example, SpiNNaker operates at around 1–5 watts per chip, while traditional systems can require 50–100 watts for similar tasks, highlighting the significant energy savings of neuromorphic hardware. These results underscore the scalability and effectiveness of PSO-optimized LSMs on resource-limited neuromorphic platforms, showcasing both improved classification performance and the advantages of energy-efficient processing. Full article
Show Figures

Figure 1

17 pages, 9583 KiB  
Article
A CMOS Switched Capacitor Filter Based Potentiometric Readout Circuit for pH Sensing System
by Shanthala Lakshminarayana, Revathy Perumalsamy, Chenyun Pan, Sungyong Jung, Hoon-Ju Chung and Hyusim Park
J. Low Power Electron. Appl. 2025, 15(1), 3; https://doi.org/10.3390/jlpea15010003 - 19 Jan 2025
Viewed by 703
Abstract
This work presents a potentiometric readout circuit for a pH-sensing system in an oral healthcare device. For in vivo applications, noise, area, and power consumption of the readout electronics play critical roles. While CMOS amplifiers are commonly used in readout circuits for these [...] Read more.
This work presents a potentiometric readout circuit for a pH-sensing system in an oral healthcare device. For in vivo applications, noise, area, and power consumption of the readout electronics play critical roles. While CMOS amplifiers are commonly used in readout circuits for these applications, their applicability is limited due to non-deterministic noises such as flicker and thermal noise. To address these challenges, the Correlated Double Sampler (CDS) topology is widely employed as a sampled-data circuit for potentiometric readout, effectively eliminating DC offset and drift, thereby reducing overall noise. Therefore, this work introduces a novel potentiometric readout circuit realized with CDS and a switched-capacitor-based low-pass filter (SC-LPF) to enhance the noise characteristic of overall circuit. The proposed readout circuit is implemented in an integrated circuit using 0.18 µm CMOS process, which occupies an area of 990 µm × 216 µm. To validate the circuit performances, simulations were conducted with a 5 pF load and a 1 MHz input clock. The readout circuit operates with a supply voltage range ±1.65 V and linearly reproduces the pH sensor output of ±1.5 V. Noise measured with a 1 MHz sampling clock shows 0.683 µVrms, with a power consumption of 124.1 µW. Full article
Show Figures

Figure 1

20 pages, 6914 KiB  
Article
Computationally Efficient Light Field Video Compression Using 5-D Approximate DCT
by Braveenan Sritharan, Chamira U. S. Edussooriya, Chamith Wijenayake, R. J. Cintra and Arjuna Madanayake
J. Low Power Electron. Appl. 2025, 15(1), 2; https://doi.org/10.3390/jlpea15010002 - 9 Jan 2025
Viewed by 576
Abstract
Five-dimensional (5-D) light field videos (LFVs) capture spatial, angular, and temporal variations in light rays emanating from scenes. This leads to a significantly large amount of data compared to conventional three-dimensional videos, which capture only spatial and temporal variations in light rays. In [...] Read more.
Five-dimensional (5-D) light field videos (LFVs) capture spatial, angular, and temporal variations in light rays emanating from scenes. This leads to a significantly large amount of data compared to conventional three-dimensional videos, which capture only spatial and temporal variations in light rays. In this paper, we propose an LFV compression technique using low-complexity 5-D approximate discrete cosine transform (ADCT). To further reduce the computational complexity, our algorithm exploits the partial separability of LFV representations. It applies two-dimensional (2-D) ADCT for sub-aperture images of LFV frames with intra-view and inter-view configurations. Furthermore, we apply one-dimensional ADCT to the temporal dimension. We evaluate the performance of the proposed LFV compression technique using several 5-D ADCT algorithms, and the exact 5-D discrete cosine transform (DCT). The experimental results obtained with LFVs confirm that the proposed LFV compression technique provides a more than 250 times reduction in the data size with near-lossless fidelity with a peak-signal-to-noise ratio greater than 40 dB and structural similarity index greater than 0.9. Furthermore, compared to the exact DCT, our algorithms requires approximately 10 times less computational complexity. Full article
Show Figures

Figure 1

17 pages, 7949 KiB  
Article
An Ultra-Low-Power 0.8 V, 60 nW Temperature Sensor for Battery-Less Wireless Sensor Networks
by Naveed and Jeff Dix
J. Low Power Electron. Appl. 2025, 15(1), 1; https://doi.org/10.3390/jlpea15010001 - 9 Jan 2025
Viewed by 526
Abstract
This work presents a nano-watt digital output temperature sensor featuring a supply-insensitive, self-biased current source. Second-order temperature dependencies of the MOS diode are canceled to produce a stable reference and a linear temperature-sensitive voltage. The sensor integrates a sensing unit, voltage-controlled differential ring [...] Read more.
This work presents a nano-watt digital output temperature sensor featuring a supply-insensitive, self-biased current source. Second-order temperature dependencies of the MOS diode are canceled to produce a stable reference and a linear temperature-sensitive voltage. The sensor integrates a sensing unit, voltage-controlled differential ring oscillators, and a low-power frequency-to-digital converter, utilizing a resistor-less design to minimize power and area. The delay element in the ring oscillator reduces stage count, improving noise performance and compactness. Fabricated in 65 nm CMOS, the sensor occupies 0.02 mm2 and consumes 60 nW at 25 °C and 0.8 V. Measurements show an inaccuracy of +1.5/−1.6 °C from −20 °C to 120 °C after two-point calibration, with a resolution of 0.2 °C (rms) and a resolution FoM of 0.022 nJ·K−2. Consuming 0.55 nJ per conversion with a 9.2 ms conversion time, the sensor was tested in a battery-less wireless sensor node, demonstrating its suitability for wireless sensing systems. Full article
Show Figures

Figure 1

Previous Issue
Back to TopTop