Sign in to use this feature.

Years

Between: -

Subjects

remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline

Journals

remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline

Article Types

Countries / Regions

remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline

Search Results (381)

Search Parameters:
Keywords = DC blocking

Order results
Result details
Results per page
Select all
Export citation of selected articles as:
28 pages, 3543 KB  
Article
Phasor Estimation of Transient Electrical Signals Using Modified Covariance Enhanced Cleaned Characteristic Harmonic Filtering in Protection Relay
by Natheer Alwan and Veljko Papic
Energies 2026, 19(3), 711; https://doi.org/10.3390/en19030711 - 29 Jan 2026
Viewed by 164
Abstract
Modern protection relays require accurate and fast phasor estimation under harsh transient conditions, including a decaying DC component, harmonics, interharmonics, noise, and frequency instability. The original CCHDF (Cleaned Characteristic Harmonic Digital Filter) produced a harmonic cleaned signal using the Biunivocal Frequency Relationship of [...] Read more.
Modern protection relays require accurate and fast phasor estimation under harsh transient conditions, including a decaying DC component, harmonics, interharmonics, noise, and frequency instability. The original CCHDF (Cleaned Characteristic Harmonic Digital Filter) produced a harmonic cleaned signal using the Biunivocal Frequency Relationship of Phasors (BFRP) technique, but relied on DFT, Hanning windowing, and peak detection to identify interharmonic components. This paper replaces that spectral estimation block with the Modified Covariance Method (MCM) estimator, a high resolution autoregressive (AR) spectral estimator capable of superior frequency, magnitude, and phase estimation of non-harmonic components even with a short data window. The result is an improved filter named MCCCHDF (Modified Covariance CCHDF), preserving the original algorithmic pipeline, but achieving higher accuracy and faster convergence in the presence of closely spaced harmonics/interharmonics and noisy decaying DC conditions. Full article
(This article belongs to the Section F1: Electrical Power System)
Show Figures

Figure 1

26 pages, 3571 KB  
Article
Optimal Electrical Dispatch by Time Blocks in Systems with Conventional Generation, Renewable, and Storage Systems Using DC Flows
by Erika Paredes, Edwin Chilig and Juan Lata-García
Appl. Sci. 2026, 16(3), 1372; https://doi.org/10.3390/app16031372 - 29 Jan 2026
Viewed by 214
Abstract
Sustained demand growth and the increasing share of renewable energy sources pose challenges for the operation of modern electrical systems. The variability in wind and solar photovoltaic generation causes temporary imbalances between supply and demand, requiring the incorporation of energy management and storage [...] Read more.
Sustained demand growth and the increasing share of renewable energy sources pose challenges for the operation of modern electrical systems. The variability in wind and solar photovoltaic generation causes temporary imbalances between supply and demand, requiring the incorporation of energy management and storage strategies to guarantee supply. In this context, the need arises to develop optimization models that allow for efficient energy dispatch, minimizing costs and promoting the appropriate use of both conventional and renewable resources. This study formulated a time block dispatch optimization model implemented in the IEEE 24-node system, integrating thermal, hydroelectric, photovoltaic, wind, and energy storage systems. The methodology was based on DC power flows and was developed in MATLAB R2024b, incorporating nodal balance constraints, transmission and generation capacity limits, as well as the operating conditions of the storage systems. The model allowed for the evaluation of both energy and economic performance, validating its behavior under conditions of peak demand and renewable variability. The results demonstrate that the inclusion of energy storage systems allows for a reduction in high-cost thermal generation, optimizing demand coverage with a greater share of renewable energy. An average storage efficiency of 85.5% was achieved, and total system costs were reduced by USD 40,392.39 per day, equivalent to annual savings of USD 14.75 million. Furthermore, power flows remained below 85% of transmission capacity, confirming the proper operation of the grid. In this sense, the model fulfills the proposed objectives and proves to be a tool for energy planning and the technical-economic integration of storage in electrical networks. Full article
(This article belongs to the Special Issue Renewable Energy and Electrical Power System)
Show Figures

Figure 1

24 pages, 4083 KB  
Article
Voltage Adaptability of Hierarchical Optimization for Photovoltaic Inverter Control Parameters in AC/DC Hybrid Receiving-End Power Grids
by Ran Sun, Jianbo Wang, Feng Yao, Zhaohui Cui, Xiaomeng Li, Hao Zhang, Jiahao Wang and Lixia Sun
Processes 2026, 14(2), 350; https://doi.org/10.3390/pr14020350 - 19 Jan 2026
Viewed by 228
Abstract
The high rate of photovoltaic integration poses significant challenges in terms of violations of voltage limits in power grids. Additionally, the operational behavior of PV systems under fault conditions requires thorough investigation in receiving-end grids. This paper analyzes the dynamic coupling characteristics between [...] Read more.
The high rate of photovoltaic integration poses significant challenges in terms of violations of voltage limits in power grids. Additionally, the operational behavior of PV systems under fault conditions requires thorough investigation in receiving-end grids. This paper analyzes the dynamic coupling characteristics between reactive power and transient voltage in a receiving-end grid with high PV penetration and multiple HVDC infeeds, considering typical AC and DC fault scenarios. Voltage adaptability issues in PV generation systems are also examined. Through an enhanced sensitivity analysis method, the suppression capabilities of transient voltage peaks are quantified in the control parameters of low-voltage ride-through (LVRT) and high-voltage ride-through (HVRT) photovoltaic inverters. On this basis, a hierarchical optimization strategy for PV inverter control parameters is proposed to mitigate post-fault transient voltage peaks and improve the transient voltage response both during and after faults. The feasibility of the proposed method has been verified through simulation on a revised 10-generator 39-bus power system. Following optimization, the transient voltage peak is reduced from 1.263 to 1.098. This validation offers support for the reliable grid connection of the Henan Power Grid. In the events of the N-2 fault at 500 kV and Tian-zhong HVDC monopolar block fault, the post-fault voltage at each node remains below 1.1 p.u. This serves as evidence of a significant enhancement in transient voltage stability within the Henan Power Grid, demonstrating effective improvements in power supply reliability and operational performance. Full article
Show Figures

Figure 1

39 pages, 7296 KB  
Article
Innovative Smart, Autonomous, and Flexible Solar Photovoltaic Cooking Systems with Energy Storage: Design, Experimental Validation, and Socio-Economic Impact
by Bilal Zoukarh, Mohammed Hmich, Abderrafie El Amrani, Sara Chadli, Rachid Malek, Olivier Deblecker, Khalil Kassmi and Najib Bachiri
Energies 2026, 19(2), 408; https://doi.org/10.3390/en19020408 - 14 Jan 2026
Viewed by 411
Abstract
This work presents the design, modeling, and experimental validation of an innovative, highly autonomous, and economically viable photovoltaic solar cooker, integrating a robust battery storage system. The system combines 1200 Wp photovoltaic panels, a control block with DC/DC power converters and digital control [...] Read more.
This work presents the design, modeling, and experimental validation of an innovative, highly autonomous, and economically viable photovoltaic solar cooker, integrating a robust battery storage system. The system combines 1200 Wp photovoltaic panels, a control block with DC/DC power converters and digital control for intelligent energy management, and a thermally insulated heating plate equipped with two resistors. The objective of the system is to reduce dependence on conventional fuels while overcoming the limitations of existing solar cookers, particularly insufficient cooking temperatures, the need for continuous solar orientation, and significant thermal losses. The optimization of thermal insulation using a ceramic fiber and glass wool configuration significantly reduces heat losses and increases the thermal efficiency to 64%, nearly double that of the non-insulated case (34%). This improvement enables cooking temperatures of 100–122 °C, heating element surface temperatures of 185–464 °C, and fast cooking times ranging from 20 to 58 min, depending on the prepared dish. Thermal modeling takes into account sheet metal, strengths, and food. The experimental results show excellent agreement between simulation and measurements (deviation < 5%), and high converter efficiencies (84–97%). The integration of the batteries guarantees an autonomy of 6 to 12 days and a very low depth of discharge (1–3%), allowing continuous cooking even without direct solar radiation. Crucially, the techno-economic analysis confirmed the system’s strong market competitiveness. Despite an Initial Investment Cost (CAPEX) of USD 1141.2, the high performance and low operational expenditure lead to a highly favorable Return on Investment (ROI) of only 4.31 years. Compared to existing conventional and solar cookers, the developed system offers superior energy efficiency and optimized cooking times, and demonstrates rapid profitability. This makes it a sustainable, reliable, and energy-efficient home solution, representing a major technological leap for domestic cooking in rural areas. Full article
Show Figures

Figure 1

19 pages, 5994 KB  
Article
Optimal Ice Particle Models of Different Cloud Types for Radiative Transfer Simulation at 183 GHz Frequency Band
by Zhuoyang Li, Qiang Guo, Xin Wang, Wen Hui, Fangli Dou and Yiyu Chen
Remote Sens. 2026, 18(1), 168; https://doi.org/10.3390/rs18010168 - 4 Jan 2026
Viewed by 300
Abstract
The Fengyun-4 microwave satellite provides high-temporal-frequency observations at the 183 GHz band, providing unprecedented data for all-weather, three-dimensional measurements of atmospheric parameters. It is of importance to establish a simulated brightness temperature (BT) dataset for this band prior to launch, which can support [...] Read more.
The Fengyun-4 microwave satellite provides high-temporal-frequency observations at the 183 GHz band, providing unprecedented data for all-weather, three-dimensional measurements of atmospheric parameters. It is of importance to establish a simulated brightness temperature (BT) dataset for this band prior to launch, which can support the relevant quantitative applications significantly. Compared with clear-sky conditions, the accuracy of BT simulations under cloudy ones is considerably lower, primarily due to the influence of the adopted ice particle models. Up until now, few studies have systematically investigated ice particle model selection for different cloud types at the 183 GHz frequency band. In this paper, multi-sensor observations from Cloud Profiling Radar (CPR), Cloud-Aerosol Lidar with Orthogonal Polarization (CALIOP), and Visible Infrared Imaging Radiometer Suite (VIIRS) were used as realistic atmospheric profiles. Using the high-precision radiative transfer model Atmospheric Radiative Transfer Simulator (ARTS), BT simulations at 183 GHz were performed to explore the optimal ice particle models for seven classical cloud types. The main conclusions are given as follows: (1) The sensitivity of simulated cloud radiances to ice particle habits differs with respect to different cloud phases. For altocumulus (Ac), stratocumulus (Sc), and cumulus (Cu) clouds, the different choices of ice particle model have little impacts on the simulated brightness temperatures (<1 K), with RMSEs below 3 K across multiple models, indicating that various models can be applied directly for such simulations. (2) For some mixed-phase clouds, including altostratus (As), nimbostratus (Ns), and deep convective (Dc) clouds, the Small Block Aggregate (SBA) and Small Plate Aggregate (SPA) models demonstrate good performance for As clouds, with RMSEs below 2.5 K, while the SBA, SPA, and Large Column Aggregate (LCA) models exhibit similarly good performance for Ns clouds, also achieving RMSEs below 2.5 K. For Dc clouds, although the SBA model yields RMSEs of approximately 10 K, it still provides a substantial improvement over the spherical model, whereas for cirrus (Ci) clouds, any non-spherical ice particle models are applicable, with RMSEs below 2 K. (3) Within the 183 GHz frequency band, channels with the higher weighting-function peaks are less sensitive to variable adoptions of ice particle models. These results offer valuable references for accurate radiative transfer simulations on 183 GHz frequency. Full article
Show Figures

Figure 1

16 pages, 5350 KB  
Article
A Scalable Ultra-Compact 1.2 kV/100 A SiC 3D Packaged Half-Bridge Building Block
by Junhong Tong, Wei-Jung Hsu, Qingyun Huang and Alex Q. Huang
Electronics 2026, 15(1), 29; https://doi.org/10.3390/electronics15010029 - 22 Dec 2025
Viewed by 456
Abstract
This work presents a highly compact and scalable 1.2-kV SiC MOSFET half-bridge building-block module enabled by a die-integrated 3D PCB packaging technology. Compared with conventional DBC-based or TO-247-based SiC half-bridge modules, the proposed design reduces the physical volume and weight by more than [...] Read more.
This work presents a highly compact and scalable 1.2-kV SiC MOSFET half-bridge building-block module enabled by a die-integrated 3D PCB packaging technology. Compared with conventional DBC-based or TO-247-based SiC half-bridge modules, the proposed design reduces the physical volume and weight by more than 90% while maintaining full compatibility with standard PCB manufacturing processes. The vertically laminated DC+/DC− conductors and symmetric PCB–die–PCB stack establish a tightly confined commutation loop, resulting in a measured power-loop inductance of 2.2 nH and a 3.8 nH gate-loop inductance—representing up to 94% and 89% reduction relative to discrete device implementations. Because the parasitic parameters are intrinsically well-balanced across replicated units and the mutual inductance between adjacent modules remains extremely small, the structure naturally supports current sharing during parallel operation. Thermal and insulation evaluations further confirm the suitability of copper filling via high-Tg laminated PCB substrates for high-power SiC applications, achieving withstand voltages exceeding twice the rated bus voltage. The proposed module is experimentally validated through finite-element parasitic extraction and 950 V double-pulse testing, demonstrating controlled dv/dt behavior and robust switching performance. This work establishes a manufacturable and parallel-friendly packaging approach for high-density SiC power conversion systems. Full article
Show Figures

Figure 1

13 pages, 3375 KB  
Article
A Self-Contained Startup Charging Circuit for Energy-Harvesting Batteryless IoT Devices
by Michelle Libang, Kriz Kevin Adrivan, Jefferson A. Hora, Charade G. Avondo, Robert M. Comaling, Xi Zhu and Yichuang Sun
J. Low Power Electron. Appl. 2025, 15(4), 71; https://doi.org/10.3390/jlpea15040071 - 18 Dec 2025
Viewed by 515
Abstract
This paper presents a self-contained startup charging circuit designed for energy-harvesting batteryless IoT devices. The proposed circuit consists of a current-biasing block, a current mirror, a reference voltage generator, and a comparator circuit. The current-biasing circuit drives the current mirror, which supplies the [...] Read more.
This paper presents a self-contained startup charging circuit designed for energy-harvesting batteryless IoT devices. The proposed circuit consists of a current-biasing block, a current mirror, a reference voltage generator, and a comparator circuit. The current-biasing circuit drives the current mirror, which supplies the charging current to the energy storage element. Simultaneously, the reference voltage generator—also biased by the current source—produces a stable DC reference voltage. When the energy storage device (e.g., a supercapacitor) lacks sufficient charge, the comparator enables the charging path by activating the current-biasing and mirror circuits. Once adequate energy is stored, the comparator disables these circuits to prevent overcharging. This self-contained solution is intended to autonomously initialize and manage the cold-start charging process in energy-harvesting systems without relying on external controllers. This paper highlights the circuit architecture and validated performance, demonstrating a charging current of up to 27 mA, a reference voltage of 700 mV, and an operating range from 0.9 V to 1.8 V across a temperature range of −40 °C to 85 °C. Full article
Show Figures

Figure 1

32 pages, 4055 KB  
Review
Review of DC Microgrid Design, Optimization, and Control for the Resilient and Efficient Renewable Energy Integration
by Ghulam Shabbir, Ali Hasan, Muhammad Yaqoob Javed, Kamal Shahid and Thomas Mussenbrock
Energies 2025, 18(23), 6364; https://doi.org/10.3390/en18236364 - 4 Dec 2025
Cited by 2 | Viewed by 1319
Abstract
Due to the dominance of renewable energy sources and DC loads, modern power distribution systems are undergoing a transformative shift toward DC microgrids. Therefore, this article is structured to present information on the design, optimization, control, and management of DC microgrids, demonstrating that [...] Read more.
Due to the dominance of renewable energy sources and DC loads, modern power distribution systems are undergoing a transformative shift toward DC microgrids. Therefore, this article is structured to present information on the design, optimization, control, and management of DC microgrids, demonstrating that DC systems have superseded AC systems across power production, transmission, and distribution. The core cause of this superiority is the DC microgrid’s scalability, flexibility, and ease of control. This review is focused on the structural analysis, intelligent and management schemes, market employability, and reliability analysis of a DC microgrid. After this work, some methods are presented that ensure the engineered DC microgrid remains robust to various environmental and operational conditions throughout its service life. The article is enriched with methodological flowcharts and block diagrams, from which design insights can be gained to design a reliable, resilient, robust DC microgrid. The article ends with an indication of how the future energy landscape will look, with the realization of modern technologies through DC microgrids. Full article
Show Figures

Figure 1

20 pages, 9724 KB  
Article
Conducted Common-Mode Electromagnetic Interference Analysis of Gate Drivers for High-Voltage SiC Devices
by Kai Xiao, Haibo Tang, Zhihong Cai, Yansheng Zou and Jianyu Pan
Energies 2025, 18(23), 6083; https://doi.org/10.3390/en18236083 - 21 Nov 2025
Viewed by 582
Abstract
Power conversion equipment based on high-voltage SiC devices offers significant advantages in efficiency and power density. However, during high-voltage, high-power switching operations, severe electromagnetic interference (EMI) can easily occur. It could cause the false triggering of devices and result in converter failure in [...] Read more.
Power conversion equipment based on high-voltage SiC devices offers significant advantages in efficiency and power density. However, during high-voltage, high-power switching operations, severe electromagnetic interference (EMI) can easily occur. It could cause the false triggering of devices and result in converter failure in severe conditions. This paper firstly establishes a mathematical model and conducts simulation analysis of the conducted common-mode interference path in high-voltage SiC device gate driver circuits. Based on the driver circuit architecture, a modeling method for the common-mode interference conduction network in half-bridge submodules is proposed, clarifying the key factors contributing to high common-mode currents. A low common-mode current design methodology for high-voltage SiC submodules is presented, including driver loop structure optimization, capacitor design, and submodule integration. A highly integrated 3.3 kV SiC-based submodule prototype has been successfully developed, serving as a building block for constructing multilevel modular converters (MMCs). Simulation and experimental results indicate that the amplitude of the common-mode current is primarily influenced by the coupling capacitance of the auxiliary power supply, exhibiting a proportional relationship. The developed SiC submodule achieves high-speed switching at 50 kV/μs under a 2 kV DC bus voltage, with excellent thermal stability and low common-mode current characteristics, validating the effectiveness of the proposed model and design approach. Full article
Show Figures

Figure 1

17 pages, 2315 KB  
Article
A Line-Mode Current Slope-Based Protection Scheme for Pole-to-Pole Short-Circuit Faults in DC Distribution Networks
by Wei Jin, Shiguang Feng and Yuping Lu
Symmetry 2025, 17(11), 1942; https://doi.org/10.3390/sym17111942 - 13 Nov 2025
Viewed by 433
Abstract
DC distribution networks exhibit inherent symmetry in their balanced power distribution and modular structure, offering high operational flexibility and making them particularly suitable for the integration of distributed generation and modern loads. This symmetric framework positions DC networks as a vital component of [...] Read more.
DC distribution networks exhibit inherent symmetry in their balanced power distribution and modular structure, offering high operational flexibility and making them particularly suitable for the integration of distributed generation and modern loads. This symmetric framework positions DC networks as a vital component of new power systems and a key development direction for future power supply systems in industrial and mining enterprises. However, pole-to-pole short-circuit faults disrupt this symmetry, characterized by low system damping, high fault currents, and extremely rapid current rise rates, which pose serious threats to system security and necessitate ultra-fast fault clearance. To address this issue, this paper proposes a novel pilot protection scheme inspired by symmetry principles, based on the slope of the line-mode current for pole-to-pole short-circuit faults in DC distribution networks. First, an equivalent circuit of the system before converter blocking under a pole-to-pole fault is established, and an analytical expression of the fault current is derived, incorporating symmetric analysis of modal components. Subsequently, the variation trends, amplitudes, and phase characteristics of the fault current under faults occurring in different zones of the DC line are analyzed from the perspective of modal symmetry, highlighting the symmetric and asymmetric behaviors of line-mode and zero-mode currents. Furthermore, considering the distinct symmetric properties of these currents during lightning disturbances and pole-to-pole faults, the least squares method is employed to perform linear fitting on the line-mode current, thereby capturing its symmetric variation trend. A pilot protection scheme utilizing the slope of the line-mode current is then proposed, leveraging symmetry in fault discrimination. Finally, simulation models built in MATLAB/Simulink (R2022a) are used for validation. The results demonstrate that the proposed protection method can quickly identify faults within 1.5 ms while exhibiting strong tolerance to a 20 Ω transitional resistance and 50 dB signal noise, indicating good feasibility and broad applicability, with symmetry-based analysis enhancing robustness. Full article
Show Figures

Figure 1

27 pages, 889 KB  
Article
BLDC Motor Models for Multi-Domain Modeling of Electric Power Tools
by Paweł Kocwa, Andrzej Tutaj, Tomasz Drabek and Paweł Piątek
Energies 2025, 18(21), 5851; https://doi.org/10.3390/en18215851 - 6 Nov 2025
Viewed by 1156
Abstract
Accurate modeling of Brushless DC (BLDC) motors is crucial for the multi-domain simulation of complex electromechanical systems like electric torque tools, especially when high fidelity is required for Model-Based Design (MBD) and controller validation. Standard BLDC models often employ simplifications that may not [...] Read more.
Accurate modeling of Brushless DC (BLDC) motors is crucial for the multi-domain simulation of complex electromechanical systems like electric torque tools, especially when high fidelity is required for Model-Based Design (MBD) and controller validation. Standard BLDC models often employ simplifications that may not capture critical operational details. This paper presents a comparative analysis of four distinct BLDC motor simulation models: two based on ready-to-use MATLAB/Simulink/Simscape Electrical library blocks (Specialized Power Systems/Electrical Machines/Permanent Magnet Synchronous Machine and Electromechanical/Permanent Magnet/BLDC) and two custom models developed by the authors at AGH University. The models are evaluated based on their structure, underlying equations, and performance in simulating typical operational scenarios of an electric torque tool. Key assessment criteria include the ability to implement realistic (e.g., tabulated, non-ideal) back-EMF (electromotive force) profiles, incorporate cogging torque, model commutation effects, and flexibility for modification. Simulation results indicate that while all models can be suitable for basic control design, the custom-developed models offer greater flexibility and fidelity in representing detailed motor phenomena such as irregular back-EMF waveforms and cogging torque, making them better suited for advanced, high-precision applications. Conversely, standard library models, particularly the one underlying the PMSM block, exhibit limitations in custom back-EMF implementation. This study concludes by recommending models based on specific application requirements and outlines directions for future enhancements, including thermal modeling and iron loss representation. Full article
(This article belongs to the Section F: Electrical Engineering)
Show Figures

Figure 1

12 pages, 2027 KB  
Article
A 300 mV Josephson Arbitrary Waveform Synthesizer Chip at NIM
by Weiyuan Jia, Jiuhui Song, Yuan Zhong, Kunli Zhou, Qina Han, Wenhui Cao, Jinjin Li, Jinhui Cai, Jun Wan and Ziyi Zhao
Appl. Sci. 2025, 15(21), 11811; https://doi.org/10.3390/app152111811 - 5 Nov 2025
Viewed by 497
Abstract
This paper describes the status of developing Josephson arbitrary waveform synthesizer (JAWS) chips at NIM (National Institute of Metrology, China). To obtain high junction integration density and fewer data input channels, the chip employs an on-chip Wilkinson power divider and inside/outside dc blocks, [...] Read more.
This paper describes the status of developing Josephson arbitrary waveform synthesizer (JAWS) chips at NIM (National Institute of Metrology, China). To obtain high junction integration density and fewer data input channels, the chip employs an on-chip Wilkinson power divider and inside/outside dc blocks, enabling both arrays to be driven by a single pulse-generator channel. In addition, the tapered coplanar waveguide structure is used to ensure the microwave uniformity of the long-junction array. Each array consisted of 4000 double-stack Nb/NbxSi1−x/Nb junctions, and 16,000 junctions are integrated in the chip in total. The JAWS chip demonstrates good performance, capable of synthesizing a 300 mV root mean square (rms) voltage with exceptionally low harmonic distortion. Dc and ac voltage-current characteristics measurements indicate that the junctions are with a critical current of 2.5 mA, and a normal-state resistance of 4.5 mΩ per junction. Contact aligners are manually operated to fabricate the chips, and process errors in the fabrication are estimated in this paper. Full article
(This article belongs to the Section Quantum Science and Technology)
Show Figures

Figure 1

35 pages, 7763 KB  
Article
Cryptosystem for JPEG Images with Encryption Before and After Lossy Compression
by Manuel Alejandro Cardona-López, Juan Carlos Chimal-Eguía, Víctor Manuel Silva-García and Rolando Flores-Carapia
Mathematics 2025, 13(21), 3482; https://doi.org/10.3390/math13213482 - 31 Oct 2025
Cited by 2 | Viewed by 650
Abstract
JPEG images are widely used in multimedia transmission, such as on social media platforms, owing to their efficiency for reducing storage and transmission requirements. However, because such images may contain sensitive information, encryption is essential to ensure data privacy. Traditional image encryption schemes [...] Read more.
JPEG images are widely used in multimedia transmission, such as on social media platforms, owing to their efficiency for reducing storage and transmission requirements. However, because such images may contain sensitive information, encryption is essential to ensure data privacy. Traditional image encryption schemes face challenges when applied to JPEG images, as maintaining compatibility with the JPEG structure and managing the effects of lossy compression can distort encrypted data. Existing JPEG-compatible encryption methods, such as Encryption-then-Compression (EtC) and Compression-then-Encryption (CtE), typically employ a single encryption stage, either before or after compression, and often involve trade-offs between security, storage efficiency, and visual quality. In this work, an Encryption–Compression–Encryption algorithm is presented that preserves full JPEG compatibility while combining the advantages of both EtC and CtE schemes. In the proposed method, pixel-block encryption is first applied prior to JPEG compression, followed by selective coefficient encryption after compression, in which the quantized DC coefficient differences are permuted. Experimental results indicate that the second encryption stage enhances the entropy achieved in the first stage, with both stages complementing each other in terms of resistance to attacks. The addition of this second layer does not significantly impact storage efficiency or the visual quality of the decompressed image; however, it introduces a moderate increase in computational time due to the two-stage encryption process. Full article
(This article belongs to the Special Issue Applied Cryptography and Information Security with Application)
Show Figures

Figure 1

19 pages, 9685 KB  
Article
Dynamics of a Neuromorphic Circuit Incorporating a Second-Order Locally Active Memristor and Its Parameter Estimation
by Shivakumar Rajagopal, Viet-Thanh Pham, Fatemeh Parastesh, Karthikeyan Rajagopal and Sajad Jafari
J. Low Power Electron. Appl. 2025, 15(4), 62; https://doi.org/10.3390/jlpea15040062 - 13 Oct 2025
Cited by 1 | Viewed by 1388
Abstract
Neuromorphic circuits emulate the brain’s massively parallel, energy-efficient, and robust information processing by reproducing the behavior of neurons and synapses in dense networks. Memristive technologies have emerged as key enablers of such systems, offering compact and low-power implementations. In particular, locally active memristors [...] Read more.
Neuromorphic circuits emulate the brain’s massively parallel, energy-efficient, and robust information processing by reproducing the behavior of neurons and synapses in dense networks. Memristive technologies have emerged as key enablers of such systems, offering compact and low-power implementations. In particular, locally active memristors (LAMs), with their ability to amplify small perturbations within a locally active domain to generate action potential-like responses, provide powerful building blocks for neuromorphic circuits and offer new perspectives on the mechanisms underlying neuronal firing dynamics. This paper introduces a novel second-order locally active memristor (LAM) governed by two coupled state variables, enabling richer nonlinear dynamics compared to conventional first-order devices. Even when the capacitances controlling the states are equal, the device retains two independent memory states, which broaden the design space for hysteresis tuning and allow flexible modulation of the current–voltage response. The second-order LAM is then integrated into a FitzHugh–Nagumo neuron circuit. The proposed circuit exhibits oscillatory firing behavior under specific parameter regimes and is further investigated under both DC and AC external stimulation. A comprehensive analysis of its equilibrium points is provided, followed by bifurcation diagrams and Lyapunov exponent spectra for key system parameters, revealing distinct regions of periodic, chaotic, and quasi-periodic dynamics. Representative time-domain patterns corresponding to these regimes are also presented, highlighting the circuit’s ability to reproduce a rich variety of neuronal firing behaviors. Finally, two unknown system parameters are estimated using the Aquila Optimization algorithm, with a cost function based on the system’s return map. Simulation results confirm the algorithm’s efficiency in parameter estimation. Full article
Show Figures

Figure 1

13 pages, 3051 KB  
Article
Leakage Current Equalization via Thick Semiconducting Coatings Suppresses Pin Corrosion in Disc Insulators
by Cong Zhang, Hongyan Zheng, Zikui Shen, Junbin Su, Yibo Yang, Heng Zhong and Xiaotao Fu
Energies 2025, 18(19), 5246; https://doi.org/10.3390/en18195246 - 2 Oct 2025
Cited by 1 | Viewed by 577 | Correction
Abstract
In coastal hot and humid regions, the steel pin of AC porcelain insulators often suffers from severe electrochemical corrosion due to surface contamination and moisture, leading to insulator string breakage. Contrary to the common belief that AC corrosion is negligible, this study reveals [...] Read more.
In coastal hot and humid regions, the steel pin of AC porcelain insulators often suffers from severe electrochemical corrosion due to surface contamination and moisture, leading to insulator string breakage. Contrary to the common belief that AC corrosion is negligible, this study reveals the significant role of the DC component in leakage currents and the synergy of this DC component with localized high current densities in accelerating corrosion, based on field investigations and experiments. Using a simulation model based on the Suwarno equivalent circuit, it is shown that non-linear contamination causes highly non-sinusoidal leakage currents, with total harmonic distortion up to 40% and a DC component of approximately 22%. To mitigate this, a conductive silicone rubber coating is proposed to block moisture and distribute leakage current evenly, keeping surface current density below the critical threshold of 100 A/m2. Simulations indicate that a 2 mm thick coating with conductivity around 10−4 S/m effectively reduces current density to a safe level. Accelerated corrosion tests confirm that this conductive coating significantly suppresses pitting corrosion caused by high current densities, outperforming traditional insulating coatings. This study presents a practical and effective approach for protecting AC insulators in harsh environments, contributing to improved transmission line reliability in high-temperature and high-humidity regions. Full article
(This article belongs to the Special Issue Advances in High-Voltage Engineering and Insulation Technologies)
Show Figures

Figure 1

Back to TopTop