Next Issue
Volume 2, March
Previous Issue
Volume 1, September
 
 

Microelectronics, Volume 1, Issue 2 (December 2025) – 3 articles

  • Issues are regarded as officially published after their release is announced to the table of contents alert mailing list.
  • You may sign up for e-mail alerts to receive table of contents of newly released issues.
  • PDF is the official format for papers published in both, html and pdf forms. To view the papers in pdf format, click on the "PDF Full-text" link, and use the free Adobe Reader to open them.
Order results
Result details
Select all
Export citation of selected articles as:
10 pages, 3068 KB  
Article
Simulation of the Effects of the Pillar Configurations on 1.2 kV 4H-SiC Superjunction DMOSFET
by Keng-Ming Liu and Shih-Ching Ou
Microelectronics 2025, 1(2), 7; https://doi.org/10.3390/microelectronics1020007 - 8 Dec 2025
Viewed by 285
Abstract
4H-SiC has been studied and applied in power semiconductor devices due to its wider band gap and higher thermal conductivity than those of Si and hence has great potential for power devices operating at high powers and high temperatures. The introduction of the [...] Read more.
4H-SiC has been studied and applied in power semiconductor devices due to its wider band gap and higher thermal conductivity than those of Si and hence has great potential for power devices operating at high powers and high temperatures. The introduction of the superjunction (SJ) structure for the power MOSFETs enables further reduction in the ON resistance while maintaining the breakdown voltage. In this work, we examined the dc and ac performance of the 1.2 kV 4H-SiC SJ double-implanted MOSFET (DMOSFET) with different configurations of pillars by the Atlas device simulator. The simulation results suggest the step-shape SJ DMOSFET can further reduce the specific ON resistance and the gate-drain capacitance while maintaining the breakdown voltage compared with the optimized conventional SJ DMOSFET. In addition, that the multi-pillar SJ DMOSFET demonstrates better performance than that of the optimized conventional SJ DMOSFET was also verified in this work. Full article
Show Figures

Figure 1

17 pages, 2506 KB  
Article
Scaling the Area of Synthesizable FPGA Tiles Across Semiconductor Process Nodes
by Mousa Al-Qawasmi and Andy Ye
Microelectronics 2025, 1(2), 6; https://doi.org/10.3390/microelectronics1020006 - 24 Nov 2025
Viewed by 537
Abstract
Synthesizable field-programmable gate arrays (FPGAs) have recently gained significant traction due to their low development costs and their ability to adapt to new process technologies. The successful adoption of synthesizable FPGAs requires robust methodologies for estimating the area characteristics of the FPGA tiles [...] Read more.
Synthesizable field-programmable gate arrays (FPGAs) have recently gained significant traction due to their low development costs and their ability to adapt to new process technologies. The successful adoption of synthesizable FPGAs requires robust methodologies for estimating the area characteristics of the FPGA tiles in the synthesizable FPGA fabrics. FPGA tile area is used to determine the physical lengths of an FPGA’s routing segments and is therefore crucial to ensuring the accurate benchmarking of newly proposed FPGA architectures. In this work, we present a methodology to estimate the area of synthesizable FPGA tiles across various semiconductor process technologies. The methodology leverages scaling trends in the area of synthesizable FPGA tiles and selected hierarchical blocks to derive scaling factors that can be used to scale the area of synthesizable FPGA tiles across process nodes. The results demonstrate that this methodology achieves a maximum absolute percentage error of less than 10% when scaling the area of synthesizable FPGA tiles across open-sourced 130 nm, 45 nm, 15 nm and 7 nm process nodes. Full article
Show Figures

Figure 1

29 pages, 8225 KB  
Review
Quantum Biosensors on Chip: A Review from Electronic and Photonic Integrated Circuits to Future Integrated Quantum Photonic Circuits
by Yasaman Torabi, Shahram Shirani and James P. Reilly
Microelectronics 2025, 1(2), 5; https://doi.org/10.3390/microelectronics1020005 - 22 Oct 2025
Cited by 3 | Viewed by 2544
Abstract
Quantum biosensors offer a promising route to overcome the sensitivity and specificity limitations of conventional biosensing technologies. Their ability to detect biochemical signals at extremely low concentrations makes them strong candidates for next-generation sensing systems. This paper reviews the current state of quantum [...] Read more.
Quantum biosensors offer a promising route to overcome the sensitivity and specificity limitations of conventional biosensing technologies. Their ability to detect biochemical signals at extremely low concentrations makes them strong candidates for next-generation sensing systems. This paper reviews the current state of quantum biosensors and discusses their future implementation in chip-scale platforms that combine microelectronic and photonic technologies. It covers key quantum biosensing approaches including quantum dots (QDs), and nitrogen-vacancy (NV) centers. This paper also considers their potential compatibility with electronic integrated circuits (EICs), photonic integrated circuits (PICs) and integrated quantum photonic (IQP) systems for future biosensing applications. To our knowledge, this is the first review to systematically connect quantum biosensing technologies with the development of microelectronic and photonic chip-based devices. The goal is to clarify the technological trajectory toward compact, scalable, and high-performance quantum biosensing systems. Full article
Show Figures

Figure 1

Previous Issue
Next Issue
Back to TopTop