Next Article in Journal
Low-Profile and Closely Spaced Four-Element MIMO Antenna for Wireless Body Area Networks
Next Article in Special Issue
A Reconfigurable CMOS Inverter-based Stacked Power Amplifier with Antenna Impedance Mismatch Compensation for Low Power Short-Range Wireless Communications
Previous Article in Journal
Bias Temperature Instability Aware and Soft Error Tolerant Radiation Hardened 10T SRAM Cell
Previous Article in Special Issue
Antiphase Method of the CMOS Power Amplifier Using PMOS Driver Stage to Enhance Linearity
Open AccessFeature PaperArticle

A Fully Integrated Compact Outphasing CMOS Power Amplifier Using a Parallel-Combining Transformer with a Tuning Inductor Method

1
School of Electrical and Computer Engineering, Pusan National University, Busan 46241, Korea
2
Samsung Electronics Co., Ltd., Hwaseong-si, Gyeonggi-do 18448, Korea
3
Qualcomm Inc., San Diego, CA 92121, USA
4
School of Electrical Engineering, KAIST, Daejeon 34141, Korea
*
Author to whom correspondence should be addressed.
Electronics 2020, 9(2), 257; https://doi.org/10.3390/electronics9020257
Received: 16 December 2019 / Revised: 28 January 2020 / Accepted: 28 January 2020 / Published: 3 February 2020
(This article belongs to the Special Issue CMOS Power Amplifier Design and Applications)
This work presents a compact on-chip outphasing power amplifier with a parallel-combining transformer (PCT). A series-combining transformer (SCT) and PCT are analyzed as power-combining transformers for outphasing operations. Compared to the SCT, which is typically used for on-chip outphasing combiners, the PCT is much smaller. The outphasing operations of the transformer combiners and class-D switching PAs are also analyzed. A tuning inductor method is proposed to improve the efficiency of class-D power amplifiers (PAs) with power-combining transformers in the out-of-phase mode. The proposed PA was implemented with a standard 0.18 µm CMOS process. The measured maximum drain efficiency is 37.3% with an output power of 22.4 dBm at 1.7 GHz. A measured adjacent channel leakage ratio (ACLR) of less than −30 dBc is obtained for a long-term evolution (LTE) signal with a bandwidth of 10 MHz. View Full-Text
Keywords: power amplifier (PA); outphasing; parallel-combining transformer; outphasing combiner; CMOS power amplifier (PA); outphasing; parallel-combining transformer; outphasing combiner; CMOS
Show Figures

Figure 1

MDPI and ACS Style

Choi, S.-E.; Ahn, H.; Hur, J.; Kim, K.-W.; Nam, I.; Choi, J.; Lee, O. A Fully Integrated Compact Outphasing CMOS Power Amplifier Using a Parallel-Combining Transformer with a Tuning Inductor Method. Electronics 2020, 9, 257.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop