Next Article in Journal
Analog Architecture Complexity Theory Empowering Ultra-Low Power Configurable Analog and Mixed Mode SoC Systems
Previous Article in Journal
Acknowledgement to Reviewers of Journal of Low Power Electronics and Applications in 2018
Article Menu

Export Article

Open AccessArticle
J. Low Power Electron. Appl. 2019, 9(1), 3; https://doi.org/10.3390/jlpea9010003

A New Multi-Bit Flip-Flop Merging Mechanism for Power Consumption Reduction in the Physical Implementation Stage of ICs Conception

1
Laboratory of Systems Engineering, National School of Applied Sciences, Ibn Tofail University, BP 242, Av. de L’Université, 14000 Kénitra, Morocco
2
Mentor Graphics Company, 11103 Rabat, Morocco
3
Laboratory of Electrical Engineering & Telecommunication Systems, National School of Applied Sciences, Ibn Tofail University, BP 242, Av. de L’Université, 14000 Kénitra, Morocco
*
Author to whom correspondence should be addressed.
Received: 13 November 2018 / Revised: 3 January 2019 / Accepted: 4 January 2019 / Published: 21 January 2019
Full-Text   |   PDF [2307 KB, uploaded 22 January 2019]   |  

Abstract

Recently, the multi-bit flip-flop (MBFF) technique was introduced as a method for reducing the power consumption and chip area of integrated circuits (ICs) during the physical implementation stage of their development process. From the perspective of the consumer, the main requirements for such an optimization method are high performance, low power usage and small area (PPA). Therefore, any new optimization technique should improve at least one, if not all, of these requirements. This paper proposes a new low-power methodology, applying a MBFF merging solution during the physical implementation of an IC to achieve better power consumption and area reduction. The aim of this study is to prove the benefit of this methodology on the power saving capability of the system while demonstrating that the proposed methodology does not have a negative impact on the circuit performance and design routability. The experimental results show that MBFF merging of 76% can be achieved and preserved throughout the entire physical implementation process, from cell placement to the final interconnection routing, without impacting the system’s performance or routability. Moreover, the clock wirelength, nets and buffers needed to balance the clock network were reduced by 11.98%, 3.82% and 9.16%, respectively. The reduction of the clock tree elements led to a reduction of the power consumption of the clock nets, registers and cells by 22.11%, 20.84% and 12.38%, respectively. The total power consumption of the design was reduced by 2.67%. View Full-Text
Keywords: multi-bit flip-flop (MBFF); low-power design; physical implementation; power optimization; integrated circuit performance; chip area multi-bit flip-flop (MBFF); low-power design; physical implementation; power optimization; integrated circuit performance; chip area
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).
SciFeed

Share & Cite This Article

MDPI and ACS Style

Cherif, L.; Chentouf, M.; Benallal, J.; Darmi, M.; Elgouri, R.; Hmina, N. A New Multi-Bit Flip-Flop Merging Mechanism for Power Consumption Reduction in the Physical Implementation Stage of ICs Conception. J. Low Power Electron. Appl. 2019, 9, 3.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top