Next Article in Journal / Special Issue
A Novel Inductorless Design Technique for Linear Equalization in Optical Receivers
Previous Article in Journal
Implementation of a Fuel Estimation Algorithm Using Approximated Computing
Previous Article in Special Issue
Silicon-Compatible Memristive Devices Tailored by Laser and Thermal Treatments
 
 
Article

Towards Integration of a Dedicated Memory Controller and Its Instruction Set to Improve Performance of Systems Containing Computational SRAM

CEA, LIST, Université Grenoble Alpes, F-38000 Grenoble, France
*
Authors to whom correspondence should be addressed.
Academic Editors: Alex Serb and Adnan Mehonic
J. Low Power Electron. Appl. 2022, 12(1), 18; https://doi.org/10.3390/jlpea12010018
Received: 15 December 2021 / Revised: 1 February 2022 / Accepted: 14 February 2022 / Published: 16 March 2022
(This article belongs to the Special Issue Low Power Memory/Memristor Devices and Systems)
In-memory computing (IMC) aims to solve the performance gap between CPU and memories introduced by the memory wall. However, it does not address the energy wall problem caused by data transfer over memory hierarchies. This paper proposes the data-locality management unit (DMU) to efficiently transfer data from a DRAM memory to a computational SRAM (C-SRAM) memory allowing IMC operations. The DMU is tightly coupled within the C-SRAM and allows one to align the data structure in order to perform effective in-memory computation. We propose a dedicated instruction set within the DMU to issue data transfers. The performance evaluation of a system integrating C-SRAM within the DMU compared to a reference scalar system architecture shows an increase from ×5.73 to ×11.01 in speed-up and from ×29.49 to ×46.67 in energy reduction, versus a system integrating C-SRAM without any transfer mechanism compared to a reference scalar system architecture. View Full-Text
Keywords: in-memory computing; energy modeling; non-von neumann; instruction set; compilation; stencils; convolutions; sram; energy wall; memory wall in-memory computing; energy modeling; non-von neumann; instruction set; compilation; stencils; convolutions; sram; energy wall; memory wall
Show Figures

Figure 1

MDPI and ACS Style

Mambu, K.; Charles, H.-P.; Kooli, M.; Dumas, J. Towards Integration of a Dedicated Memory Controller and Its Instruction Set to Improve Performance of Systems Containing Computational SRAM. J. Low Power Electron. Appl. 2022, 12, 18. https://doi.org/10.3390/jlpea12010018

AMA Style

Mambu K, Charles H-P, Kooli M, Dumas J. Towards Integration of a Dedicated Memory Controller and Its Instruction Set to Improve Performance of Systems Containing Computational SRAM. Journal of Low Power Electronics and Applications. 2022; 12(1):18. https://doi.org/10.3390/jlpea12010018

Chicago/Turabian Style

Mambu, Kévin, Henri-Pierre Charles, Maha Kooli, and Julie Dumas. 2022. "Towards Integration of a Dedicated Memory Controller and Its Instruction Set to Improve Performance of Systems Containing Computational SRAM" Journal of Low Power Electronics and Applications 12, no. 1: 18. https://doi.org/10.3390/jlpea12010018

Find Other Styles
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop