Next Article in Journal
An Experimental Study on Step-Up DC–DC Converters for Organic Photovoltaic Cells
Next Article in Special Issue
Graph Coloring via Locally-Active Memristor Oscillatory Networks
Previous Article in Journal / Special Issue
Towards Integration of a Dedicated Memory Controller and Its Instruction Set to Improve Performance of Systems Containing Computational SRAM
 
 
Article

A Novel Inductorless Design Technique for Linear Equalization in Optical Receivers

1
Electrical Engineering Department, Faculty of Engineering, Assiut University, Assiut 71543, Egypt
2
Department of Electrical and Computer Engineering, Concordia University, Montreal, QC H3G 1M8, Canada
3
Nokia, New York, NY 10016, USA
4
Department of Electrical and Computer Engineering, McGill University, Montreal, QC H3A 0G4, Canada
*
Author to whom correspondence should be addressed.
Academic Editor: Andrea Acquaviva
J. Low Power Electron. Appl. 2022, 12(2), 19; https://doi.org/10.3390/jlpea12020019
Received: 27 December 2021 / Revised: 28 January 2022 / Accepted: 4 February 2022 / Published: 1 April 2022
(This article belongs to the Special Issue Low Power Memory/Memristor Devices and Systems)
To mitigate the trade-off between gain and bandwidth of CMOS multistage amplifiers, a receiver front-end (FE) that employs a high-gain narrowband transimpedance amplifier (TIA) followed by an equalizing main amplifier (EMA) is proposed. The EMA provides a high-frequency peaking to extend the FE’s bandwidth from 25% to 60% of the targeted data rate fbit. The peaking is realized by adding a pole in the feedback paths of an active feedback-based wideband amplifier. By embedding the peaking in the main amplifier (MA), the front-end meets the sensitivity and gain of conventional equalizer-based receivers with better energy efficiency by eliminating the equalizer stages. Simulated in TSMC 65 nm CMOS technology, the proposed front-end achieves 7.4 dB and 6 dB higher gain at 10 Gb/s and 20 Gb/s, respectively, compared to a conventional front-end that is designed for equal bandwidth and dissipates the same power. The higher gain demonstrates the capability of the proposed technique in breaking the gain-bandwidth trade-off. The higher gain also reduces the power penalty incurred by the decision circuit and improves the sensitivity by 1.5 dB and 2.24 dB at 10 Gb/s and 20 Gb/s, respectively. Simulations also confirm that the proposed FE exhibits a robust performance against process and temperature variations and can support large input currents. View Full-Text
Keywords: low-bandwidth TIA; equalizer; multi-stage main amplifier; amplitude response; group delay variation low-bandwidth TIA; equalizer; multi-stage main amplifier; amplitude response; group delay variation
Show Figures

Figure 1

MDPI and ACS Style

Abdelrahman, D.; Williams, C.; Liboiron-Ladouceur, O.; Cowan, G.E.R. A Novel Inductorless Design Technique for Linear Equalization in Optical Receivers. J. Low Power Electron. Appl. 2022, 12, 19. https://doi.org/10.3390/jlpea12020019

AMA Style

Abdelrahman D, Williams C, Liboiron-Ladouceur O, Cowan GER. A Novel Inductorless Design Technique for Linear Equalization in Optical Receivers. Journal of Low Power Electronics and Applications. 2022; 12(2):19. https://doi.org/10.3390/jlpea12020019

Chicago/Turabian Style

Abdelrahman, Diaaeldin, Christopher Williams, Odile Liboiron-Ladouceur, and Glenn E. R. Cowan. 2022. "A Novel Inductorless Design Technique for Linear Equalization in Optical Receivers" Journal of Low Power Electronics and Applications 12, no. 2: 19. https://doi.org/10.3390/jlpea12020019

Find Other Styles
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop