Next Article in Journal
Multichannel Inductive Sensor Based on Phase Division Multiplexing for Wear Debris Detection
Next Article in Special Issue
Effect of Electrode Material on the Crystallization of GeTe Grown by Atomic Layer Deposition for Phase Change Random Access Memory
Previous Article in Journal
A Decoupling Design with T-Shape Structure for the Aluminum Nitride Gyroscope
Previous Article in Special Issue
Artificial Neural Network for Response Inference of a Nonvolatile Resistance-Switch Array
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training

School of Electrical Engineering, Kookmin University, Seoul 02707, South Korea
*
Author to whom correspondence should be addressed.
Micromachines 2019, 10(4), 245; https://doi.org/10.3390/mi10040245
Submission received: 28 February 2019 / Revised: 9 April 2019 / Accepted: 12 April 2019 / Published: 13 April 2019
(This article belongs to the Special Issue Nanoscale Switches)

Abstract

A real memristor crossbar has defects, which should be considered during the retraining time after the pre-training of the crossbar. For retraining the crossbar with defects, memristors should be updated with the weights that are calculated by the back-propagation algorithm. Unfortunately, programming the memristors takes a very long time and consumes a large amount of power, because of the incremental behavior of memristor’s program-verify scheme for the fine-tuning of memristor’s conductance. To reduce the programming time and power, the partial gating scheme is proposed here to realize the partial training, where only some part of neurons are trained, which are more responsible in the recognition error. By retraining the part, rather than the entire crossbar, the programming time and power of memristor crossbar can be significantly reduced. The proposed scheme has been verified by CADENCE circuit simulation with the real memristor’s Verilog-A model. When compared to retraining the entire crossbar, the loss of recognition rate of the partial gating scheme has been estimated only as small as 2.5% and 2.9%, for the MNIST and CIFAR-10 datasets, respectively. However, the programming time and power can be saved by 86% and 89.5% than the 100% retraining, respectively.
Keywords: memristor crossbar; partial-gated; fast and power-efficient training; defect-tolerant training memristor crossbar; partial-gated; fast and power-efficient training; defect-tolerant training

Share and Cite

MDPI and ACS Style

Pham, K.V.; Nguyen, T.V.; Min, K.-S. Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training. Micromachines 2019, 10, 245. https://doi.org/10.3390/mi10040245

AMA Style

Pham KV, Nguyen TV, Min K-S. Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training. Micromachines. 2019; 10(4):245. https://doi.org/10.3390/mi10040245

Chicago/Turabian Style

Pham, Khoa Van, Tien Van Nguyen, and Kyeong-Sik Min. 2019. "Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training" Micromachines 10, no. 4: 245. https://doi.org/10.3390/mi10040245

APA Style

Pham, K. V., Nguyen, T. V., & Min, K.-S. (2019). Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training. Micromachines, 10(4), 245. https://doi.org/10.3390/mi10040245

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop