Next Article in Journal
The Influence of Different Recycling Scenarios on the Mechanical Design of an LED Weatherproof Light Fitting
Next Article in Special Issue
High Purity and Yield of Boron Nitride Nanotubes Using Amorphous Boron and a Nozzle-Type Reactor
Previous Article in Journal
A Corrosion Sensor for Monitoring the Early-Stage Environmental Corrosion of A36 Carbon Steel
Open AccessArticle

A Self-Aligned a-IGZO Thin-Film Transistor Using a New Two-Photo-Mask Process with a Continuous Etching Scheme

1
Graduate Institute of Electro-Optical Engineering, National Taiwan University of Science and Technology, Taipei City 106, Taiwan
2
Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei City 106, Taiwan
3
Institute of Materials Science and Engineering, National Taipei University of Technology, Taipei City 106, Taiwan
4
Department of Electrical Engineering, Lee-Ming Institute of Technology, New Taipei City 243, Taiwan
*
Author to whom correspondence should be addressed.
Materials 2014, 7(8), 5761-5768; https://doi.org/10.3390/ma7085761
Received: 26 June 2014 / Revised: 24 July 2014 / Accepted: 30 July 2014 / Published: 11 August 2014
(This article belongs to the Special Issue Compound Semiconductor Materials 2014)
Minimizing the parasitic capacitance and the number of photo-masks can improve operational speed and reduce fabrication costs. Therefore, in this study, a new two-photo-mask process is proposed that exhibits a self-aligned structure without an etching-stop layer. Combining the backside-ultraviolet (BUV) exposure and backside-lift-off (BLO) schemes can not only prevent the damage when etching the source/drain (S/D) electrodes but also reduce the number of photo-masks required during fabrication and minimize the parasitic capacitance with the decreasing of gate overlap length at same time. Compared with traditional fabrication processes, the proposed process yields that thin-film transistors (TFTs) exhibit comparable field-effect mobility (9.5 cm2/V·s), threshold voltage (3.39 V), and subthreshold swing (0.3 V/decade). The delay time of an inverter fabricated using the proposed process was considerably decreased. View Full-Text
Keywords: amorphous indium–gallium–zinc–oxide (a-IGZO); back-side exposure; self-aligned process; thin-film transistor (TFT); two-photo-mask process; backside-lift-off (BLO) amorphous indium–gallium–zinc–oxide (a-IGZO); back-side exposure; self-aligned process; thin-film transistor (TFT); two-photo-mask process; backside-lift-off (BLO)
Show Figures

Figure 1

MDPI and ACS Style

Fan, C.-L.; Shang, M.-C.; Li, B.-J.; Lin, Y.-Z.; Wang, S.-J.; Lee, W.-D. A Self-Aligned a-IGZO Thin-Film Transistor Using a New Two-Photo-Mask Process with a Continuous Etching Scheme. Materials 2014, 7, 5761-5768.

Show more citation formats Show less citations formats

Article Access Map by Country/Region

1
Only visits after 24 November 2015 are recorded.
Back to TopTop