Next Article in Journal
A Low-Complex Frame Rate Up-Conversion with Edge-Preserved Filtering
Previous Article in Journal
A Hierarchical Modeling and Analysis Framework for Availability and Security Quantification of IoT Infrastructures
Previous Article in Special Issue
Soft-Switching Bidirectional Three-Level DC–DC Converter with Simple Auxiliary Circuit
Open AccessArticle

Single-Phase Inverter Deadbeat Control with One-Carrier-Period Lag

by Wei Yao 1, Jiamin Cui 1 and Wenxi Yao 2,*
1
Key Laboratory for Technology in Rural Water management of Zhejiang Province, College of Electrical Engineering, Zhejiang University of Water Resources and Electric Power, Hangzhou 310018, China
2
College of Electrical Engineering, Zhejiang University, Hangzhou 310027, China
*
Author to whom correspondence should be addressed.
Electronics 2020, 9(1), 154; https://doi.org/10.3390/electronics9010154
Received: 19 December 2019 / Revised: 7 January 2020 / Accepted: 9 January 2020 / Published: 14 January 2020
(This article belongs to the Special Issue Design and Optimization of High-Frequency Power Converter)
This paper presents a novel digital control scheme for the regulation of single-phase voltage source pulse width modulation (PWM) inverters used in AC power sources. The proposed scheme adopts two deadbeat controllers to regulate the inner current loop and the outer voltage loop of the PWM inverter. For the overhead of digital processing, the change of duty of PWM lags one carrier period behind the sampling signal, which is modeled as a first-order lag unit in a discrete domain. Based on this precise modeling, the deadbeat controllers make the inverter get a fast dynamic response, so that the inverter’s output voltage is obtained with a very low total harmonic distortion (THD), even when the load is fluctuating. The parameter sensitivity of the deadbeat control was analyzed, which shows that the proposed deadbeat control system can operate stably when the LC filter’s parameters vary within the range allowed. The experimental results of a 2kW inverter prototype show that the THD of the output voltage is less than 3% under resistive and rectifier loads, which verifies the feasibility of the proposed scheme. An additional advantage of the proposed scheme is that the parameter design of the controller can be fully programmed without the experience of a designer. View Full-Text
Keywords: inverter; deadbeat control; digital control; THD; DSP (digital signal processor) inverter; deadbeat control; digital control; THD; DSP (digital signal processor)
Show Figures

Figure 1

MDPI and ACS Style

Yao, W.; Cui, J.; Yao, W. Single-Phase Inverter Deadbeat Control with One-Carrier-Period Lag. Electronics 2020, 9, 154.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop