Next Article in Journal
Design Architectures of the CMOS Power Amplifier for 2.4 GHz ISM Band Applications: An Overview
Previous Article in Journal
An Improved Hierarchical WLAN Positioning Method Based on Apriori Knowledge
Article Menu
Issue 5 (May) cover image

Export Article

Open AccessArticle

Design and Investigation of the Junction-Less TFET with Ge/Si0.3Ge0.7/Si Heterojunction and Heterogeneous Gate Dielectric

Key Laboratory for Wide-Band Gap Semiconductor Materials and Devices of Education, the School of Microelectronics, Xidian University, Xi’an 710071, China
The School of Mathematics and Statistics, Xidian University, Xi’an 710071, China
Authors to whom correspondence should be addressed.
Electronics 2019, 8(5), 476;
Received: 3 April 2019 / Revised: 23 April 2019 / Accepted: 27 April 2019 / Published: 29 April 2019
(This article belongs to the Section Semiconductors and Quantum)
PDF [10251 KB, uploaded 29 April 2019]


To improve the on-state current and reduce the miller capacitance of the conventional junction-less tunneling field effect transistor (JLTFET), the junction-less TFET with Ge/Si0.3Ge0.7/Si heterojunction and heterogeneous gate dielectric (H-JLTFET) is investigated by the Technology Computer Aided Design (TCAD) simulation in this paper. The source region uses the narrow bandgap semiconductor material germanium to obtain the higher on-state current; the gate dielectric adjacent to the drain region adopts the low-k dielectric material SiO2, which is considered to reduce the gate-to-drain capacitance effectively. Moreover, the gap region uses the Si0.3Ge0.7 material to decrease the tunneling distance. In addition, the effects of the device sizes, doping concentration and work function on the performance of the H-JLTFET are analyzed systematically. The optimal on-state current and switching ratio of the H-JLTFET can reach 6 µA/µm and 2.6 × 1012, which are one order of magnitude and four orders of magnitude larger than the conventional JLTFET, respectively. Meanwhile, the gate-to-drain capacitance, off-state current and power consumption of the H-JLTFET can be effectively suppressed, so it will have a great potential in future ultra-low power integrated circuit applications. View Full-Text
Keywords: JLTFET; Charge plasma; On-state current; gate-to-drain capacitance JLTFET; Charge plasma; On-state current; gate-to-drain capacitance

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).

Share & Cite This Article

MDPI and ACS Style

Han, T.; Liu, H.; Wang, S.; Chen, S.; Li, W.; Yang, X.; Cai, M.; Yang, K. Design and Investigation of the Junction-Less TFET with Ge/Si0.3Ge0.7/Si Heterojunction and Heterogeneous Gate Dielectric. Electronics 2019, 8, 476.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics



[Return to top]
Electronics EISSN 2079-9292 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top