Evolutionary Hardware-Software Codesign Based on FPGA

A special issue of Electronics (ISSN 2079-9292). This special issue belongs to the section "Circuit and Signal Processing".

Deadline for manuscript submissions: closed (15 May 2025) | Viewed by 291

Special Issue Editors

Department of Computer Science, Sami Shamoon College of Engineering, Beer Sheva 8410501, Israel
Interests: FPGA; TinyML; hardware accelerators; hardware-software codesign

E-Mail Website
Guest Editor
Department of Computer Science, Sami Shamoon College of Engineering, Beer Sheva 8410501, Israel
Interests: computer architecture; machine learning; image and digital signal processing
Special Issues, Collections and Topics in MDPI journals

Special Issue Information

Dear Colleagues,

FPGAs, including their various levels of application, from IoT to HPC, are currently involved in continuously updating characteristics and features. They have thus become the technology of choice in many final designs, with the potential for new applications arising.

Recent generations of FPGAs include embedded processors and high-speed memories within the same device, facilitating the handling of sequential tasks without neglecting the advantages of the FPGA architecture and opening new possibilities for developing hardware accelerators, AI applications, database servers, and more.

New tools and emerging technologies for efficient hardware–software codesign between the processor and the FPGA hardware are needed to meet growing demands for performance, flexibility, and efficiency, which essential for engineers to create, test, and implement these complex designs.

This Special Issue, entitled “Evolutionary Hardware-Software Codesign Based on FPGA”, is intended to present the latest advances in applications, tools, and designs benefiting from this hybrid technology, including (but not limited to): 

  • Hardware–software codesign for FPGA-based acceleration;
  • System and software for FPGA accelerator compilation;
  • High-level abstractions and tools for FPGAs;
  • AI and ML application based on FPGA implementations;
  • RISC-V-embedded cores acceleration;
  • Programmable neuromorphic computing architectures using FPGAs;
  • Implementation of novel applications based on FPGAs;
  • FPGA Implementation of deep neural networks.

Dr. Erez Manor
Prof. Shlomo Greenberg
Guest Editors

Manuscript Submission Information

Manuscripts should be submitted online at www.mdpi.com by registering and logging in to this website. Once you are registered, click here to go to the submission form. Manuscripts can be submitted until the deadline. All submissions that pass pre-check are peer-reviewed. Accepted papers will be published continuously in the journal (as soon as accepted) and will be listed together on the special issue website. Research articles, review articles as well as short communications are invited. For planned papers, a title and short abstract (about 100 words) can be sent to the Editorial Office for announcement on this website.

Submitted manuscripts should not have been published previously, nor be under consideration for publication elsewhere (except conference proceedings papers). All manuscripts are thoroughly refereed through a single-blind peer-review process. A guide for authors and other relevant information for submission of manuscripts is available on the Instructions for Authors page. Electronics is an international peer-reviewed open access semimonthly journal published by MDPI.

Please visit the Instructions for Authors page before submitting a manuscript. The Article Processing Charge (APC) for publication in this open access journal is 2400 CHF (Swiss Francs). Submitted papers should be well formatted and use good English. Authors may use MDPI's English editing service prior to publication or during author revisions.

Keywords

  • FPGA architecture
  • FPGA application
  • hardware acceleration
  • embedded processor
  • hardware–software codesign
  • neuromorphic computing
  • machine learning
  • deep neural networks

Benefits of Publishing in a Special Issue

  • Ease of navigation: Grouping papers by topic helps scholars navigate broad scope journals more efficiently.
  • Greater discoverability: Special Issues support the reach and impact of scientific research. Articles in Special Issues are more discoverable and cited more frequently.
  • Expansion of research network: Special Issues facilitate connections among authors, fostering scientific collaborations.
  • External promotion: Articles in Special Issues are often promoted through the journal's social media, increasing their visibility.
  • Reprint: MDPI Books provides the opportunity to republish successful Special Issues in book format, both online and in print.

Further information on MDPI's Special Issue policies can be found here.

Published Papers (1 paper)

Order results
Result details
Select all
Export citation of selected articles as:

Research

17 pages, 1975 KiB  
Article
A Novel Reconfigurable Vector-Processed Interleaving Algorithm for a DVB-RCS2 Turbo Encoder
by Moshe Bensimon, Ohad Boxerman, Yehuda Ben-Shimol, Erez Manor and Shlomo Greenberg
Electronics 2025, 14(13), 2600; https://doi.org/10.3390/electronics14132600 (registering DOI) - 27 Jun 2025
Viewed by 2
Abstract
Turbo Codes (TCs) are a family of convolutional codes that provide powerful Forward Error Correction (FEC) and operate near the Shannon limit for channel capacity. In the context of modern communication systems, such as those conforming to the DVB-RCS2 standard, Turbo Encoders (TEs) [...] Read more.
Turbo Codes (TCs) are a family of convolutional codes that provide powerful Forward Error Correction (FEC) and operate near the Shannon limit for channel capacity. In the context of modern communication systems, such as those conforming to the DVB-RCS2 standard, Turbo Encoders (TEs) play a crucial role in ensuring robust data transmission over noisy satellite links. A key computational bottleneck in the Turbo Encoder is the non-uniform interleaving stage, where input bits are rearranged according to a dynamically generated permutation pattern. This stage often requires the intermediate storage of data, resulting in increased latency and reduced throughput, especially in embedded or real-time systems. This paper introduces a vector processing algorithm designed to accelerate the interleaving stage of the Turbo Encoder. The proposed algorithm is tailored for vector DSP architectures (e.g., CEVA-XC4500), and leverages the hardware’s SIMD capabilities to perform the permutation operation in a structured, phase-wise manner. Our method adopts a modular Load–Execute–Store design, facilitating efficient memory alignment, deterministic latency, and hardware portability. We present a detailed breakdown of the algorithm’s implementation, compare it with a conventional scalar (serial) model, and analyze its compatibility with the DVB-RCS2 specification. Experimental results demonstrate significant performance improvements, achieving a speed-up factor of up to 3.4× in total cycles, 4.8× in write operations, and 7.3× in read operations, relative to the baseline scalar implementation. The findings highlight the effectiveness of vectorized permutation in FEC pipelines and its relevance for high-throughput, low-power communication systems. Full article
(This article belongs to the Special Issue Evolutionary Hardware-Software Codesign Based on FPGA)
Back to TopTop