Next Article in Journal
Overview of Maximum Power Point Tracking Methods for PV System in Micro Grid
Next Article in Special Issue
Boosted Trees Algorithm as Reliable Spectrum Sensing Scheme in the Presence of Malicious Users
Previous Article in Journal
Isolation Design Flow Effectiveness Evaluation Methodology for Zynq SoCs
Previous Article in Special Issue
θ-Sensitive k-Anonymity: An Anonymization Model for IoT based Electronic Health Records
Article

Lightweight Modeling Attack-Resistant Multiplexer-Based Multi-PUF (MMPUF) Design on FPGA

1
College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing 211106, China
2
Centre for Secure Information Technologies, Institute of Electronics, Communications & Information Technology, Queen’s University Belfast, Belfast BT3 9DT, UK
*
Author to whom correspondence should be addressed.
Electronics 2020, 9(5), 815; https://doi.org/10.3390/electronics9050815
Received: 14 April 2020 / Revised: 10 May 2020 / Accepted: 13 May 2020 / Published: 15 May 2020
(This article belongs to the Special Issue Cyber Security for Internet of Things)
Physical unclonable function (PUF) is a primary hardware security primitive that is suitable for lightweight applications. However, it is found to be vulnerable to modeling attacks using machine learning algorithms. In this paper, multiplexer (MUX)-based Multi-PUF (MMPUF) design is proposed to thwart modeling attacks. The proposed design uses a weak PUF to obfuscate the challenge of a strong PUF. A mathematical model of the proposed design is presented and analyzed. The three most widely used modeling attack techniques are used to evaluate the resistance of the proposed design. Experimental results show that the proposed MMPUF design is more resistant to the machine learning attack than the previously proposed XOR-based Multi-PUF (XMPUF) design. For a large sample size, the prediction rate of the proposed MMPUF is less than the conventional Arbiter PUF (APUF). Compared with existing attack-resistant PUF designs, the proposed MMPUF design demonstrates high resistance. To verify the proposed design, a hardware implementation on Xilinx 7 Series FPGAs is presented. The hardware experimental results show that the proposed MMPUF designs present good results of uniqueness and reliability. View Full-Text
Keywords: physical unclonable function; machine learning attacks; FPGA; hardware security physical unclonable function; machine learning attacks; FPGA; hardware security
Show Figures

Figure 1

MDPI and ACS Style

Cui, Y.; Gu, C.; Ma, Q.; Fang, Y.; Wang, C.; O’Neill, M.; Liu, W. Lightweight Modeling Attack-Resistant Multiplexer-Based Multi-PUF (MMPUF) Design on FPGA. Electronics 2020, 9, 815. https://doi.org/10.3390/electronics9050815

AMA Style

Cui Y, Gu C, Ma Q, Fang Y, Wang C, O’Neill M, Liu W. Lightweight Modeling Attack-Resistant Multiplexer-Based Multi-PUF (MMPUF) Design on FPGA. Electronics. 2020; 9(5):815. https://doi.org/10.3390/electronics9050815

Chicago/Turabian Style

Cui, Yijun, Chongyan Gu, Qingqing Ma, Yue Fang, Chenghua Wang, Máire O’Neill, and Weiqiang Liu. 2020. "Lightweight Modeling Attack-Resistant Multiplexer-Based Multi-PUF (MMPUF) Design on FPGA" Electronics 9, no. 5: 815. https://doi.org/10.3390/electronics9050815

Find Other Styles
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop