An FPGA-Oriented Baseband Modulator Architecture for 4G/5G Communication Scenarios
AbstractThe next evolution in cellular communications will not only improve upon the performance of previous generations, but also represent an unparalleled expansion in the number of services and use cases. One of the foundations for this evolution is the design of highly flexible, versatile, and resource-/power-efficient hardware components. This paper proposes and evaluates an FPGA-oriented baseband processing architecture suitable for communication scenarios such as non-contiguous carrier aggregation, centralized Cloud Radio Access Network (C-RAN) processing, and 4G/5G waveform coexistence. Our system is upgradeable, resource-efficient, cost-effective, and provides support for three 5G waveform candidates. Exploring Dynamic Partial Reconfiguration (DPR), the proposed architecture expands the design space exploration beyond the available hardware resources on the Zynq xc7z020 through hardware virtualization. Additionally, Dynamic Frequency Scaling (DFS) allows for run-time adjustment of processing throughput and reduces power consumption up to 88%. The resource overhead for DPR and DFS is residual, and the reconfiguration latency is two orders of magnitude below the control plane latency requirements proposed for 5G communications. View Full-Text
Share & Cite This Article
Lopes Ferreira, M.; Canas Ferreira, J. An FPGA-Oriented Baseband Modulator Architecture for 4G/5G Communication Scenarios. Electronics 2019, 8, 2.
Lopes Ferreira M, Canas Ferreira J. An FPGA-Oriented Baseband Modulator Architecture for 4G/5G Communication Scenarios. Electronics. 2019; 8(1):2.Chicago/Turabian Style
Lopes Ferreira, Mário; Canas Ferreira, João. 2019. "An FPGA-Oriented Baseband Modulator Architecture for 4G/5G Communication Scenarios." Electronics 8, no. 1: 2.
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.