Sign in to use this feature.

Years

Between: -

Subjects

remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline

Journals

Article Types

Countries / Regions

Search Results (17)

Search Parameters:
Keywords = up-conversion mixer

Order results
Result details
Results per page
Select all
Export citation of selected articles as:
20 pages, 5640 KB  
Article
A 24 GHz-Optimized Up-Conversion Mixer for Beyond-5G: A Combined ComGAPSO and ImGKAN Approach
by Unal Aras, Tahesin Samira Delwar, Khizra Tariq, Mangal Singh, Sayak Mukhopadhyay, Yangwon Lee and Jee-Youl Ryu
Micromachines 2026, 17(7), 794; https://doi.org/10.3390/mi17070794 - 29 Jun 2026
Viewed by 369
Abstract
An optimal CMOS up-conversion mixer is designed using a novel combination of genetic algorithms and particle swarm optimization (ComGAPSO) and improved-Kolmogorov–Arnold networks (ImGKAN) for 5G communication. The proposed ImGKAN, trained with ComGAPSO, enhances optimization through [...] Read more.
An optimal CMOS up-conversion mixer is designed using a novel combination of genetic algorithms and particle swarm optimization (ComGAPSO) and improved-Kolmogorov–Arnold networks (ImGKAN) for 5G communication. The proposed ImGKAN, trained with ComGAPSO, enhances optimization through social interactions and private cognition through social interactions. The proposed hybrid approach enables accurate parameter determination due to the effective modeling and compensation of nonlinearities in the up-conversion mixer. The proposed optimized mixer incorporates an enhanced linearity boosting technique (LBT) along with a tunable capacitive feedback common-source (TCF-CS) structure. This combination effectively suppresses third-order nonlinear distortion while compensating for parasitic capacitances to improve gain performance and enhance circuit stability. The proposed design achieves a peak conversion gain (CG) of approximately 4.2 dB near 24 GHz. In terms of isolation characteristics, the LO-IF isolation reaches about −44 dB. Additionally, the RF-IF isolation is around −30 dB, ensuring minimal undesired coupling between the input and output paths, while the LO-RF isolation is maintained near −39 dB. The optimized mixer exhibits an output 1 dB compression point (OP1dB) of 5.1 dBm and an input 1 dB compression point (IP1dB) of −1.1 dBm. The RF port shows a return loss of approximately −24 dB near 24 GHz. The LO port exhibits a return loss in the range of −3 to −5 dB, with improved matching observed over the operating band. Meanwhile, the IF port demonstrates strong matching at lower frequencies, with return loss values dropping below −20 dB. Furthermore, the measured optimized design achieves a minimum noise figure (NF) of approximately 3.8 dB at 24 GHz. Full article
(This article belongs to the Special Issue Advances in CMOS Integrated Sensors and Biosensors)
Show Figures

Figure 1

18 pages, 18915 KB  
Article
A 140 GHz Two-Channel Transmitter in 40 nm Bulk CMOS
by Junkyu Lee, Changjung Lee, Jaegwan Kim and Munkyo Seo
Electronics 2026, 15(11), 2349; https://doi.org/10.3390/electronics15112349 - 28 May 2026
Viewed by 647
Abstract
This paper presents a 140 GHz two-channel transmitter in 40 nm bulk CMOS technology for D-band wireless communication systems. The transmitter employs a direct upconversion architecture with IQ Gilbert cell mixers and a shared ×9 frequency multiplier for local oscillator (LO) generation. [...] Read more.
This paper presents a 140 GHz two-channel transmitter in 40 nm bulk CMOS technology for D-band wireless communication systems. The transmitter employs a direct upconversion architecture with IQ Gilbert cell mixers and a shared ×9 frequency multiplier for local oscillator (LO) generation. The Lange coupler generates quadrature LO signals for I and Q paths, while the two-way four-stage differential power amplifier with cascade topology provides high output power. On-wafer measurement at 140 GHz LO frequency demonstrates a 9.9 dB conversion gain with a 5.5–6.1 GHz 3 dB bandwidth. The measured saturated output power is 10.1 dBm with an output 1 dB compression point of 6.5 dBm. The IQ imbalance remains within 2 dB across the 3 dB bandwidth. The fabricated transmitter occupies a chip area of 1.68 mm2 and consumes 435 mW from a 1 V supply. The power density of 6.09 mW/mm2 is the highest among reported CMOS-based D-band transmitters. The dual-channel architecture with shared LO generation enables MIMO transmission, spatial multiplexing, and diversity techniques while maintaining compact size and competitive power efficiency for high data rate wireless applications in the D-band frequency range. Full article
(This article belongs to the Section Microwave and Wireless Communications)
Show Figures

Figure 1

11 pages, 3116 KB  
Article
A Fully Integrated Direct Conversion Transmitter with I/Q-Isolated CMOS PA for Sub-6 GHz 5G NR
by Donghwi Kang, Jeheon Lee, Hyeong-Ju Kwon, So-Min Park, Soo-Jin Park, Sung-Uk We and Ji-Seon Paek
Electronics 2026, 15(1), 64; https://doi.org/10.3390/electronics15010064 - 23 Dec 2025
Viewed by 1103
Abstract
This work presents a direct conversion transmitter (DCT) for 5G new radio (NR) that eliminates the RF driver by directly feeding a single stage cascode PA through a baseband buffer amplifier and passive up-conversion mixer. The baseband interface uses Class-AB buffers to hold [...] Read more.
This work presents a direct conversion transmitter (DCT) for 5G new radio (NR) that eliminates the RF driver by directly feeding a single stage cascode PA through a baseband buffer amplifier and passive up-conversion mixer. The baseband interface uses Class-AB buffers to hold the output capacitor voltage, enabling accurate sampling at the PA input. A mixer switch is selected for minimal on-resistance variation over the required baseband swing. The PA is designed with separate I and Q voltage inputs and a current summing structure. The PA operates at 2.5 V; other blocks use 1.2 V. Post-layout two-tone simulations at 5 GHz indicate 21 dBm output saturation power and −36.1 dBc of IMD3 at 9 dB PBO power while removing the driver to inter stage matching network of a two-stage design. The results validate a compact, driverless architecture for integrated transmitters. Full article
Show Figures

Figure 1

13 pages, 15858 KB  
Communication
Enhancement of Spurious Signal Suppression in Microstrip Mixers by Load Resistor Termination
by Catur Apriono, Abdurrasyid Ruhiyat, Farohaji Kurniawan, Arokiaswami Alphones and Fitri Yuli Zulkifli
Sensors 2025, 25(2), 355; https://doi.org/10.3390/s25020355 - 9 Jan 2025
Viewed by 2192
Abstract
The mixer is an essential component in RF transceiver subsystems. It has a role in shifting the signal frequency for more convenient processing of up-conversion as well as down-conversion. Despite generating the desired signal, the mixer also generates spurious noise that wastes power [...] Read more.
The mixer is an essential component in RF transceiver subsystems. It has a role in shifting the signal frequency for more convenient processing of up-conversion as well as down-conversion. Despite generating the desired signal, the mixer also generates spurious noise that wastes power and reduces the performance of the overall system. This research proposes the design of a microstrip mixer that can enhance the suppression of spurious signals by utilizing the characteristics of the load resistor termination. The simulation results show that by adding the load resistor, the parasitic electrical field on the diode and the reflection signal inside the mixer can be reduced. The measurement result also validates that the suppression of the spurious signal is enhanced, where the signal-to-noise ratio can reach above 50 dB on the single-balanced mixer and above 60 dB on the double-balanced mixer. Full article
Show Figures

Figure 1

9 pages, 6879 KB  
Communication
A 28 GHz Highly Linear Up-Conversion Mixer for 5G Cellular Communications
by Chul-Woo Byeon
Technologies 2024, 12(3), 35; https://doi.org/10.3390/technologies12030035 - 7 Mar 2024
Cited by 2 | Viewed by 4267
Abstract
In this paper, we present a highly linear direct in-phase/quadrature (I/Q) up-conversion mixer for 5G millimeter-wave applications. To enhance the linearity of the mixer, we propose a complementary derivative superposition technique with pre-distortion. The proposed up-conversion mixer consists of a quadrature generator, LO [...] Read more.
In this paper, we present a highly linear direct in-phase/quadrature (I/Q) up-conversion mixer for 5G millimeter-wave applications. To enhance the linearity of the mixer, we propose a complementary derivative superposition technique with pre-distortion. The proposed up-conversion mixer consists of a quadrature generator, LO buffer amplifiers, and an I/Q up-conversion mixer core and achieves an output third-order intercept point of 15.7 dBm and an output 1 dB compression point of 2 dBm at 27.6 GHz, while it consumes 15 mW at a supply voltage of 1 V. The conversion gain is 11.4 dB and the LO leakage and image rejection ratio are −56 dBc and 61 dB, respectively, in the measurement. The proposed I/Q up-conversion mixer is suitable for 5G cellular communication systems. Full article
(This article belongs to the Special Issue Intelligent Reflecting Surfaces for 5G and Beyond Volume II)
Show Figures

Figure 1

19 pages, 3026 KB  
Article
A Reformed PSO-Based High Linear Optimized Up-Conversion Mixer for Radar Application
by Tahesin Samira Delwar, Unal Aras, Abrar Siddique, Yangwon Lee and Jee-Youl Ryu
Sensors 2024, 24(3), 879; https://doi.org/10.3390/s24030879 - 29 Jan 2024
Cited by 2 | Viewed by 1938
Abstract
A reformed particle swarm optimization (RPSO)-based up-conversion mixer circuit is proposed for radar application in this paper. In practice, a non-optimized up-conversion mixer suffers from high power consumption, poor linearity, and conversion gain. Therefore, the RPSO algorithm is proposed to [...] Read more.
A reformed particle swarm optimization (RPSO)-based up-conversion mixer circuit is proposed for radar application in this paper. In practice, a non-optimized up-conversion mixer suffers from high power consumption, poor linearity, and conversion gain. Therefore, the RPSO algorithm is proposed to optimize the up-conversion mixer. The novelty of the proposed RPSO algorithm is it helps to solve the problem of local optima and premature convergence in traditional particle swarm optimization (TPSO). Furthermore, in the RPSO, a velocity position-based convergence (VPC) and wavelet mutation (WM) strategy are used to enhance RPSO’s swarm diversity. Moreover, this work also features novel circuit configurations based on the two-fold transconductance path (TTP), a technique used to improve linearity. A differential common source (DCS) amplifier is included in the primary transconductance path (PTP) of the TTP. As for the subsidiary transconductance path (STP), the enhanced cross-quad transconductor (ECQT) is implemented within the TTP. A benchmark function verification is conducted to demonstrate the effectiveness of the RPSO algorithm. The proposed RPSO has also been compared with other optimization algorithms such as the genetic algorithm (GA) and the non-dominated sorting genetic algorithm II (NSGA-II). By using RPSO, the proposed optimized mixer achieves a conversion gain (CG) of 2.5 dB (measured). In this study, the proposed mixer achieves a 1 dB compression point (OP1dB) of 4.2 dBm with a high linearity. In the proposed mixer, the noise figure (NF) is approximately 3.1 dB. While the power dissipation of the optimized mixer is 3.24 mW. Additionally, the average time for RPSO to design an up-conversion mixer is 4.535 s. Simulation and measured results demonstrate the excellent performance of the RPSO optimized up-conversion mixer. Full article
(This article belongs to the Special Issue Advanced CMOS Integrated Circuit Design and Application II)
Show Figures

Figure 1

16 pages, 1559 KB  
Article
Front-End Development for Radar Applications: A Focus on 24 GHz Transmitter Design
by Tahesin Samira Delwar, Unal Aras, Abrar Siddique, Yangwon Lee and Jee-Youl Ryu
Sensors 2023, 23(24), 9704; https://doi.org/10.3390/s23249704 - 8 Dec 2023
Cited by 3 | Viewed by 4186
Abstract
The proliferation of radar technology has given rise to a growing demand for advanced, high-performance transmitter front-ends operating in the 24 GHz frequency band. This paper presents a design analysis of a radio frequency (RF) transmitter (TX) front-end operated at a 24 GHz [...] Read more.
The proliferation of radar technology has given rise to a growing demand for advanced, high-performance transmitter front-ends operating in the 24 GHz frequency band. This paper presents a design analysis of a radio frequency (RF) transmitter (TX) front-end operated at a 24 GHz frequency and designed using 65 nm complementary metal-oxide-semiconductor (CMOS) technology for radar applications. The proposed TX front-end design includes the integration of an up-conversion mixer and power amplifier (PA). The up-conversion mixer is a Gilbert cell-based design that translates the 2.4 GHz intermediate frequency (IF) signal and 21.6 GHz local oscillator (LO) signal to the 24 GHz RF output signal. The mixer is designed with a novel technique that includes a duplex transconductance path (DTP) for enhancing the mixer’s linearity. The DTP of the mixer includes a primary transconductance path (PTP) and a secondary transconductance path (STP). The PTP incorporates a common source (CS) amplifier, while the STP incorporates an improved cross-quad transconductor (ICQT). The integrated PA in the TX front-end is a class AB tunable two-stage PA that can be tuned with the help of varactors as a synchronous mode to increase the PA bandwidth or stagger mode to obtain a high gain. The PA is tuned to 24 GHz as a synchronous mode PA for the TX front-end operation. The proposed TX front-end showed an excellent output power of 11.7 dBm and dissipated 7.5 mW from a 1.2 V supply. In addition, the TX front-end achieved a power-added efficiency (PAE) of 47% and 1 dB compression point (OP1dB) of 10.5 dBm. In this case, the output power is 10.5 dBm higher than the linear portion of the response. The methodologies presented herein have the potential to advance the state of the art in 24 GHz radar technology, fostering innovations in fields such as autonomous vehicles, industrial automation, and remote sensing. Full article
(This article belongs to the Special Issue Advanced and Intelligent Interface Circuits for Sensor Systems)
Show Figures

Figure 1

9 pages, 2472 KB  
Article
High Linearity Microwave Photonic Up-Conversion System Based on Parallel Dual-Drive Mach–Zehnder Modulators
by Weiheng Wang, Yu Bai, Shuanglin Fu, Xinxin Su, Yiying Gu, Hao Chi, Mingshan Zhao and Xiuyou Han
Photonics 2022, 9(4), 236; https://doi.org/10.3390/photonics9040236 - 2 Apr 2022
Cited by 3 | Viewed by 3597
Abstract
A large dynamic frequency up-conversion scheme based on parallel dual-drive Mach–Zehnder modulators (DD-MZM) and balance detection is proposed and demonstrated experimentally. By optimizing the distribution ratio of the optical carrier power and the IF signal power between the two DD-MZMs, the third-order intermodulation [...] Read more.
A large dynamic frequency up-conversion scheme based on parallel dual-drive Mach–Zehnder modulators (DD-MZM) and balance detection is proposed and demonstrated experimentally. By optimizing the distribution ratio of the optical carrier power and the IF signal power between the two DD-MZMs, the third-order intermodulation components in two sub-links cancel each other upon the balanced photodetector. The measured results show that the large spurious-free dynamic range of 112.3 dB·Hz4/5 is obtained for an intermediate frequency signal of 2 GHz up-converted to 18 GHz, which is a 14.8 dB enhancement compared with the traditional carrier suppression double-sideband modulation mixer. The frequency up-conversion performance of the established system for the broadband signal is measured with the results demonstrating the feasibility of the proposed optimization scheme. Full article
(This article belongs to the Special Issue Microwave Photonics Applications)
Show Figures

Figure 1

13 pages, 1238 KB  
Article
An Integrated Millimeter-Wave Satellite Radiometer Working at Room-Temperature with High Photon Conversion Efficiency
by Kerlos Atia Abdalmalak, Gabriel Santamaria Botello, Mallika Irene Suresh, Enderson Falcón-Gómez, Alejandro Rivera Lavado and Luis Enrique García-Muñoz
Sensors 2022, 22(6), 2400; https://doi.org/10.3390/s22062400 - 21 Mar 2022
Cited by 8 | Viewed by 4502
Abstract
In this work, the design of an integrated 183GHz radiometer frontend for earth observation applications on satellites is presented. By means of the efficient electro-optic modulation of a laser pump with the observed millimeter-wave signal followed by the detection of the generated [...] Read more.
In this work, the design of an integrated 183GHz radiometer frontend for earth observation applications on satellites is presented. By means of the efficient electro-optic modulation of a laser pump with the observed millimeter-wave signal followed by the detection of the generated optical sideband, a room-temperature low-noise receiver frontend alternative to conventional Low Noise Amplifiers (LNAs) or Schottky mixers is proposed. Efficient millimeter-wave to 1550 nm upconversion is realized via a nonlinear optical process in a triply resonant high-Q Lithium Niobate (LN) Whispering Gallery Mode (WGM) resonator. By engineering a micromachined millimeter-wave cavity that maximizes the overlap with the optical modes while guaranteeing phase matching, the system has a predicted normalized photon-conversion efficiency 101 per mW pump power, surpassing the state-of-the-art by around three orders of magnitude at millimeter-wave frequencies. A piezo-driven millimeter-wave tuning mechanism is designed to compensate for the fabrication and assembly tolerances and reduces the complexity of the manufacturing process. Full article
(This article belongs to the Special Issue Application and Technology Trends in Optoelectronic Sensors)
Show Figures

Figure 1

14 pages, 4495 KB  
Article
28-GHz CMOS Direct-Conversion RF Transmitter with Precise and Wide-Range Mismatch Calibration Techniques
by Yongho Lee, Byeonghyeon Kim and Hyunchol Shin
Electronics 2022, 11(6), 840; https://doi.org/10.3390/electronics11060840 - 8 Mar 2022
Cited by 6 | Viewed by 5822
Abstract
A millimeter-wave direct-conversion radio-frequency (RF) transmitter requires precise in-/quadrature-phase (I/Q) mismatch calibration and dc offset cancellation to minimize image rejection ratio (IRR) and LO feedthrough (LOFT) for ensuring satisfactory output spectral purity. We present a 28-GHz CMOS RF transmitter with an improved calibration [...] Read more.
A millimeter-wave direct-conversion radio-frequency (RF) transmitter requires precise in-/quadrature-phase (I/Q) mismatch calibration and dc offset cancellation to minimize image rejection ratio (IRR) and LO feedthrough (LOFT) for ensuring satisfactory output spectral purity. We present a 28-GHz CMOS RF transmitter with an improved calibration technique for fifth generation (5G) wireless communication applications. The RF transmitter comprises a baseband amplifier, quadrature up-conversion mixer, power amplifier driver, and quadrature LO generator. The I/Q amplitude mismatch is calibrated by tuning the gate biases of the switching stage FETs of the mixer, the I/Q phase mismatch is calibrated by tuning the varactor capacitances at the LC load of LO buffer, and the dc offset is cancelled by tuning the body voltages of the differential-pair FETs at the baseband amplifier. The proposed technique provides precise calibration accuracy by employing mV-resolution tuning voltage generation via 6-bit voltage digital-to-analog converters. It also covers wide calibration range while minimizing the impact on the circuit’s bias point and dissipated current during calibration. Implemented in a 65 nm CMOS process, the RF transmitter integrated circuit shows output-referred 1 dB compression power of +6.5 dBm, saturated output power of +12.6 dBm, and an operating band of 27.5–29.3 GHz while demonstrating satisfactory performances of −55.9 dBc of IRR and −36.8 dBc of LOFT. Full article
(This article belongs to the Special Issue Feature Papers in Circuit and Signal Processing)
Show Figures

Figure 1

23 pages, 7120 KB  
Concept Paper
Simultaneous Up-Conversion Based on a Co- & Counter-Directions SOA-MZI Sampling Mixer with Standard & Differential Modulation Modes
by Hassan Termos, Ali Mansour and Abbass Nasser
Photonics 2022, 9(2), 109; https://doi.org/10.3390/photonics9020109 - 14 Feb 2022
Cited by 8 | Viewed by 3223
Abstract
Simulation and experimental performance analyses of simultaneous up-converted signals, for the first time, were investigated utilizing a semiconductor optical amplifier Mach–Zehnder interferometer (SOA-MZI) sampling mixer in co- and counter-directions for standard and differential modulation modes. An optical pulse source at a sampling frequency [...] Read more.
Simulation and experimental performance analyses of simultaneous up-converted signals, for the first time, were investigated utilizing a semiconductor optical amplifier Mach–Zehnder interferometer (SOA-MZI) sampling mixer in co- and counter-directions for standard and differential modulation modes. An optical pulse source at a sampling frequency of fs = 15.6 GHz was used as a sampling signal. The IF signal channels carrying quadrature phase shift keying (QPSK) data at frequencies fm were up-converted at different mixing frequencies up to 195.5 GHz. Using the Virtual Photonics Inc. (VPI) simulator, we realized mixed QPSK signals and studied their characteristics through a conversion gain and an error vector magnitude (EVM). Simulations of up mixing operated in a frequency range up to 158 GHz. For the standard modulation in the co-direction, the conversion gain decreased from 43.3 dB at the mixing frequency of 16.6 GHz to 21.8 dB at 157 GHz for the first channel and from 43 dB at 17.6 GHz to 21 dB at 158 GHz for the second channel. The use of the differential modulation principle improved the conversion gain by about 10 dB at 195.5 GHz compared to standard modulations in co- and counter-directions. The EVM reached, respectively, 15.5 and 17.5% for the differential modulation in both configurations, at the bit rate of 100 Gbit/s at 195.5 GHz. The benefit provided by the differential modulation was that EVM values were shifted by 20% for all channels in both configurations at 100 Gbit/s. In the real measurement, we confirmed that co-directional conversion exhibited a better performance than the counter-directional operation. In addition, the real mixed signal exhibited lower efficiency and quality in comparison with simulated signals due to the sensitivity of the receiver. Full article
(This article belongs to the Topic Optical and Optoelectronic Materials and Applications)
Show Figures

Figure 1

17 pages, 5321 KB  
Article
A 65 nm Duplex Transconductance Path Up-Conversion Mixer for 24 GHz Automotive Short-Range Radar Sensor Applications
by Tahesin Samira Delwar, Abrar Siddique, Manas Ranjan Biswal, Prangyadarsini Behera, Yeji Choi and Jee-Youl Ryu
Sensors 2022, 22(2), 594; https://doi.org/10.3390/s22020594 - 13 Jan 2022
Cited by 6 | Viewed by 3667
Abstract
A 24 GHz highly-linear upconversion mixer, based on a duplex transconductance path (DTP), is proposed for automotive short-range radar sensor applications using the 65-nm CMOS process. A mixer with an enhanced transconductance stage consisting of a DTP is presented to improve linearity. The [...] Read more.
A 24 GHz highly-linear upconversion mixer, based on a duplex transconductance path (DTP), is proposed for automotive short-range radar sensor applications using the 65-nm CMOS process. A mixer with an enhanced transconductance stage consisting of a DTP is presented to improve linearity. The main transconductance path (MTP) of the DTP includes a common source (CS) amplifier, while the secondary transconductance path (STP) of the DTP is implemented as an improved cross-quad transconductor (ICQT). Two inductors with a bypass capacitor are connected at the common nodes of the transconductance stage and switching stage of the mixer, which acts as a resonator and helps to improve the gain and isolation of the designed mixer. According to the measured results, at 24 GHz the proposed mixer shows that the linearity of output 1-dB compression point (OP1dB) is 3.9 dBm. And the input 1-dB compression point (IP1dB) is 0.9 dBm. Moreover, a maximum conversion gain (CG) of 2.49 dB and a noise figure (NF) of 3.9 dB is achieved in the designed mixer. When the supply voltage is 1.2 V, the power dissipation of the mixer is 3.24 mW. The mixer chip occupies an area of 0.42 mm2. Full article
(This article belongs to the Special Issue Advances in Radar Sensors)
Show Figures

Figure 1

13 pages, 26294 KB  
Concept Paper
Real & Simulated QPSK Up-Converted Signals by a Sampling Method Using a Cascaded MZMs Link
by Hassan Termos and Ali Nansour
Photonics 2022, 9(1), 34; https://doi.org/10.3390/photonics9010034 - 7 Jan 2022
Cited by 5 | Viewed by 3398
Abstract
This study focuses on a novel concept of transmitting of a quadrature phase shift keying (QPSK) modulation by an electro-optical frequency up-conversion using a cascaded Mach–Zehnder modulators (MZMs) link. Furthermore, we conduct and compare the results obtained by simulations using the Virtual Photonics [...] Read more.
This study focuses on a novel concept of transmitting of a quadrature phase shift keying (QPSK) modulation by an electro-optical frequency up-conversion using a cascaded Mach–Zehnder modulators (MZMs) link. Furthermore, we conduct and compare the results obtained by simulations using the Virtual Photonics Inc. (VPI) (Berlin, Germany) simulator and real-world experiments. The design and operating regime peculiarities of the MZM used as a sampling up-converter mixer in a radio over fiber (RoF) system are also analyzed. Besides, the simulation and experimental results of static and dynamic characteristics of the MZM have approximately the same behavior. The conversion gain of the cascaded MZMs link is simulated over many mixing frequencies and it can decrease from 17.5 dB at 8.3 GHz to −4.5 dB at 39.5 GHz. However, in real world settings, it may decrease from 15.5 dB at 8.3 GHz to −6 dB at 39.5 GHz. The maximum frequency range is attained at 78.5 GHz for up-conversion through simulations. Error vector magnitude (EVM) values have been done to evaluate the performance of our system. An EVM of 16% at a mixing frequency of 39.5 GHz with a bit rate of 12.5 Gbit/s was observed with the considering sampling technique, while it reached 19% in real-world settings with a sampling frequency of 39.5 GHz and a bit rate of 12.5 Gbit/s. Full article
(This article belongs to the Section Optoelectronics and Optical Materials)
Show Figures

Figure 1

18 pages, 6021 KB  
Article
Design and Analysis of a Novel 24 GHz Up-Conversion Mixer with Improved Derivative Super-Position Linearizer Technique for 5G Applications
by Abrar Siddique, Tahesin Samira Delwar, Prangyadarsini Behera, Manas Ranjan Biswal, Amir Haider and Jee-Youl Ryu
Sensors 2021, 21(18), 6118; https://doi.org/10.3390/s21186118 - 12 Sep 2021
Cited by 3 | Viewed by 5547
Abstract
A 24 GHz high linear, high-gain up-conversion mixer is realized for fifth-generation (5G) applications in the 65 nm CMOS process. The mixer’s linearity is increased by applying an Improved Derivative Super-Position (I-DS) technique cascaded between the mixer’s transconductance and switching stage. The high [...] Read more.
A 24 GHz high linear, high-gain up-conversion mixer is realized for fifth-generation (5G) applications in the 65 nm CMOS process. The mixer’s linearity is increased by applying an Improved Derivative Super-Position (I-DS) technique cascaded between the mixer’s transconductance and switching stage. The high gain and stability of amplifiers in the transconductance stage of the mixer are achieved using novel tunable capacitive cross-coupled common source (TCC-CS) transistors. Using the I-DS, the third-order non-linear coefficient of current is closed to zero, enhancing the linearity. Additionally, a TCC-CS, which is realized by varactors, neutralizes the gate-to-drain parasitic capacitance (Cgd) of transistors in the transconductance stage of the mixer and contributes to the improvement of the gain and stability of the mixer. The measured 1 dB compression point OP1dB of the designed mixer is 4.1 dBm and IP1dB is 0.67 dBm at 24 GHz. The conversion gain of 4.1 dB at 24 GHz and 3.2 ± 0.9 dB, from 20 to 30 GHz is achieved in the designed mixer. Furthermore, a noise figure of 3.8 dB is noted at 24 GHz. The power consumption of the mixer is 4.9 mW at 1.2 V, while the chip area of the designed mixer is 0.4 mm2. Full article
(This article belongs to the Section Remote Sensors)
Show Figures

Figure 1

10 pages, 2158 KB  
Article
Analysis of Non-Idealities on CMOS Passive Mixers
by Antonio D. Martinez-Perez, Francisco Aznar, Guillermo Royo and Santiago Celma
Electronics 2021, 10(9), 1105; https://doi.org/10.3390/electronics10091105 - 8 May 2021
Cited by 1 | Viewed by 3824
Abstract
In the current state of the art, WiFi-alike standards require achieving a high Image Rejection Ratio (IRR) while having low power consumption. Thus, quadrature structures based on passive ring mixers offer an attractive and widely used solution, as they can achieve a high [...] Read more.
In the current state of the art, WiFi-alike standards require achieving a high Image Rejection Ratio (IRR) while having low power consumption. Thus, quadrature structures based on passive ring mixers offer an attractive and widely used solution, as they can achieve a high IRR while being a passive block. However, it is not easy for the designer to know when a simple quadrature scheme is enough and when they should aim for a double quadrature structure approach, as the latter can improve the performance at the cost of requiring more area and complexity. This study focuses on the IRR, which crucially depends on the symmetry between the I and Q branches. Non-idealities (component mismatches, parasitics, etc.) will degrade the ideal balance by affecting the mixer and/or following/previous stages. This paper analyses the effect of imbalances, providing the constraints for obtaining a 40 dB IRR in the case of a conversion from a one-hundred-megahertz signal to the five-gigahertz range (upconversion) and vice versa (downconversion) for simple and double quadrature schemes. All simulations were carried out with complete device models from 65 nm standard CMOS technology and also a post-layout Monte Carlo analysis was included for mismatch analysis. The final section includes guidelines to help designers choose the most adequate scheme for each case. Full article
(This article belongs to the Section Circuit and Signal Processing)
Show Figures

Figure 1

Back to TopTop