Next Article in Journal
Miniaturized CRPA Design for GPS Receivers with 0.3 λ Spacing and Hybrid Coupling Reduction
Previous Article in Journal
Connectivity Assessment: Strength, Trend, and Regularity in Opportunistic Networks
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
This is an early access version, the complete PDF, HTML, and XML versions will be available soon.
Article

A 140 GHz Two-Channel Transmitter in 40 nm Bulk CMOS

1
Department of Electrical and Computer Engineering, Sungkyunkwan University, 2066, Seobu-ro, Jangan-gu, Suwon-si, Gyeonggi-do 16419 , Republic of Korea
2
Samsung Electronics, S.LSI, 1-2, Samsungjeonja-ro, Hwaseong-si, Gyeonggi-do 18448, Republic of Korea
3
Department of Semiconductor Convergence Engineering, Sungkyunkwan University, 2066, Seobu-ro, Jangan-gu, Suwon-si, Gyeonggi-do 16419, Republic of Korea
*
Author to whom correspondence should be addressed.
Electronics 2026, 15(11), 2349; https://doi.org/10.3390/electronics15112349
Submission received: 13 March 2026 / Revised: 27 May 2026 / Accepted: 27 May 2026 / Published: 28 May 2026
(This article belongs to the Section Microwave and Wireless Communications)

Abstract

This paper presents a 140 GHz two-channel transmitter in 40 nm bulk CMOS technology for D-band wireless communication systems. The transmitter employs a direct upconversion architecture with IQ Gilbert cell mixers and a shared ×9 frequency multiplier for local oscillator (LO) generation. The Lange coupler generates quadrature LO signals for I and Q paths, while the two-way four-stage differential power amplifier with cascade topology provides high output power. On-wafer measurement at 140 GHz LO frequency demonstrates a 9.9 dB conversion gain with a 5.5–6.1 GHz 3 dB bandwidth. The measured saturated output power is 10.1 dBm with an output 1 dB compression point of 6.5 dBm. The IQ imbalance remains within 2 dB across the 3 dB bandwidth. The fabricated transmitter occupies a chip area of 1.68 mm2 and consumes 435 mW from a 1 V supply. The power density of 6.09 mW/mm2 is the highest among reported CMOS-based D-band transmitters. The dual-channel architecture with shared LO generation enables MIMO transmission, spatial multiplexing, and diversity techniques while maintaining compact size and competitive power efficiency for high data rate wireless applications in the D-band frequency range.
Keywords: power density; mm-wave; CMOS; D-band; MIMO; transmitter; vector modulator power density; mm-wave; CMOS; D-band; MIMO; transmitter; vector modulator

Share and Cite

MDPI and ACS Style

Lee, J.; Lee, C.; Kim, J.; Seo, M. A 140 GHz Two-Channel Transmitter in 40 nm Bulk CMOS. Electronics 2026, 15, 2349. https://doi.org/10.3390/electronics15112349

AMA Style

Lee J, Lee C, Kim J, Seo M. A 140 GHz Two-Channel Transmitter in 40 nm Bulk CMOS. Electronics. 2026; 15(11):2349. https://doi.org/10.3390/electronics15112349

Chicago/Turabian Style

Lee, Junkyu, Changjung Lee, Jaegwan Kim, and Munkyo Seo. 2026. "A 140 GHz Two-Channel Transmitter in 40 nm Bulk CMOS" Electronics 15, no. 11: 2349. https://doi.org/10.3390/electronics15112349

APA Style

Lee, J., Lee, C., Kim, J., & Seo, M. (2026). A 140 GHz Two-Channel Transmitter in 40 nm Bulk CMOS. Electronics, 15(11), 2349. https://doi.org/10.3390/electronics15112349

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop