Skip to Content

Cryptography, Volume 5, Issue 3

2021 September - 10 articles

Cover Story: With the continuous scaling of CMOS technology, static power begins to dominate the power consumption of nanometer integrated circuits. In recent years, attacks exploiting static power (AESP) have been shown to be really effective in recovering secret keys from nanometer CMOS circuits, therefore representing a serious threat to cryptographic systems. In this work, we analyze the effectiveness of the standard-cell delay-based precharge logic (SC-DDPL) style in counteracting static power side-channel attacks, with experimental results on FPGA implementations. We show that SC-DDPL implementation allows a great improvement of all security metrics not only with respect to standard CMOS implementation, but also with respect to other state-of-the-art countermeasures such as WDDL and MDPL. View this paper.
  • Issues are regarded as officially published after their release is announced to the table of contents alert mailing list .
  • You may sign up for email alerts to receive table of contents of newly released issues.
  • PDF is the official format for papers published in both, html and pdf forms. To view the papers in pdf format, click on the "PDF Full-text" link, and use the free Adobe Reader to open them.

Articles

There are no articles in this issue yet.

Get Alerted

Add your email address to receive forthcoming issues of this journal.

XFacebookLinkedIn
Cryptography - ISSN 2410-387X