Next Article in Journal
Correction: He, X.; et al. Wireless Power Transfer System for Rotary Parts Telemetry of Gas Turbine Engine. Electronics 2018, 7(5), 58
Next Article in Special Issue
Prototyping of an All-pMOS-Based Cross-Coupled Voltage Multiplier in Single-Well CMOS Technology for Energy Harvesting Utilizing a Gastric Acid Battery
Previous Article in Journal
A Dual-Perforation Electromagnetic Bandgap Structure for Parallel-Plate Noise Suppression in Thin and Low-Cost Printed Circuit Boards
Previous Article in Special Issue
A High-Speed Low-Power Divide-by-3/4 Prescaler using E-TSPC Logic DFFs
Article Menu
Issue 6 (June) cover image

Export Article

Open AccessArticle

Novel Stochastic Computing for Energy-Efficient Image Processors

1
School of Computer and Information Engineering, Kwangwoon University, Seoul 01897, Korea
2
School of Electronic and Electrical Engineering, Hongik University, Seoul 04066, Korea
*
Author to whom correspondence should be addressed.
Electronics 2019, 8(6), 720; https://doi.org/10.3390/electronics8060720
Received: 21 May 2019 / Revised: 17 June 2019 / Accepted: 21 June 2019 / Published: 25 June 2019
(This article belongs to the Special Issue Energy Efficient Circuit Design Techniques for Low Power Systems)
  |  
PDF [1665 KB, uploaded 25 June 2019]
  |  

Abstract

Stochastic computing, which is based on probability, involves a trade-off between accuracy and power and is a promising solution for energy-efficiency in error-tolerance designs. In this paper, adder and multiplier circuits based on the proposed stochastic computing architecture are studied and analyzed. First, we propose an efficient yet simple stochastic computation technique for multipliers and adders by exchanging the wires used for their operation. The results demonstrate that the proposed design reduces the relative error in computation compared with the conventional designs and has smaller area compared to conventional designs. Then, a new energy-efficient and high-performance stochastic adder with acceptable error metrics is investigated. The proposed multiplier shows better error metrics than other existing stochastic multipliers, and significantly improves area utilization and power consumption compared to the exact binary multiplier. Finally, we apply the proposed stochastic architecture to an edge detection algorithm and achieve a significant reduction in area utilization (64%) and power consumption (96%). It is therefore demonstrated that the proposed stochastic architecture is suitable for energy-efficient hardware designs. View Full-Text
Keywords: approximate computing; stochastic computing; wire exchange; energy-efficiency; edge detection approximate computing; stochastic computing; wire exchange; energy-efficiency; edge detection
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).
SciFeed

Share & Cite This Article

MDPI and ACS Style

Joe, H.; Kim, Y. Novel Stochastic Computing for Energy-Efficient Image Processors. Electronics 2019, 8, 720.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Electronics EISSN 2079-9292 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top