Novel Stochastic Computing for Energy-Efficient Image Processors
AbstractStochastic computing, which is based on probability, involves a trade-off between accuracy and power and is a promising solution for energy-efficiency in error-tolerance designs. In this paper, adder and multiplier circuits based on the proposed stochastic computing architecture are studied and analyzed. First, we propose an efficient yet simple stochastic computation technique for multipliers and adders by exchanging the wires used for their operation. The results demonstrate that the proposed design reduces the relative error in computation compared with the conventional designs and has smaller area compared to conventional designs. Then, a new energy-efficient and high-performance stochastic adder with acceptable error metrics is investigated. The proposed multiplier shows better error metrics than other existing stochastic multipliers, and significantly improves area utilization and power consumption compared to the exact binary multiplier. Finally, we apply the proposed stochastic architecture to an edge detection algorithm and achieve a significant reduction in area utilization (64%) and power consumption (96%). It is therefore demonstrated that the proposed stochastic architecture is suitable for energy-efficient hardware designs. View Full-Text
Share & Cite This Article
Joe, H.; Kim, Y. Novel Stochastic Computing for Energy-Efficient Image Processors. Electronics 2019, 8, 720.
Joe H, Kim Y. Novel Stochastic Computing for Energy-Efficient Image Processors. Electronics. 2019; 8(6):720.Chicago/Turabian Style
Joe, Hounghun; Kim, Youngmin. 2019. "Novel Stochastic Computing for Energy-Efficient Image Processors." Electronics 8, no. 6: 720.
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.