Next Article in Journal
Improved Efficiency Management Strategy for Battery-Based Energy Storage Systems
Previous Article in Journal
A Complementary Recycling Operational Transconductance Amplifier with Data-Driven Enhancement of Transconductance
Open AccessArticle

Aging-Resilient Topology Synthesis of Heterogeneous Manycore Network-On-Chip Using Genetic Algorithm with Flexible Number of Routers

1
Department of Electrical and Computer Engineering, College of Information and Communication Engineering, Sungkyunkwan University, Suwon, Gyeonggi-do 16410, Korea
2
Department of Artificial Intelligence, Sungkyunkwan University, Suwon, Gyeonggi-do 16410, Korea
*
Author to whom correspondence should be addressed.
Electronics 2019, 8(12), 1458; https://doi.org/10.3390/electronics8121458
Received: 5 November 2019 / Revised: 22 November 2019 / Accepted: 25 November 2019 / Published: 2 December 2019
(This article belongs to the Section Computer Science & Engineering)
As semiconductor processes enter the nanoscale, system-on-chip (SoC) interconnects suffer from link aging owing to negative bias temperature instability (NBTI), hot carrier injection (HCI), and electromigration. In network-on-chip (NoC) for heterogeneous manycore systems, there is a difference in the aging speed of links depending on the location and utilization of resources. In this paper, we propose a heterogeneous manycore NoC topology synthesis that predicts the aging effect of each link and deploys routers and error correction code (ECC) logic. Aging-aware ECC logic is added to each link to achieve the same link lifetime with less area and latency than the Bose-Chaudhuri-Hocquenghem (BCH) logic. Moreover, based on the modified genetic algorithm, we search for a solution that minimizes the average latency while ensuring the link lifetime by changing the number of routers, location, and network connectivity. Simulation results demonstrate that the aging-aware topology synthesis reduces the average latency of the network by up to 26.68% compared with the aging analysis and the addition of ECC logic on the link after the topology synthesis. Furthermore, topology synthesis with aging-aware ECC logic reduces the maximum average latency by up to 39.49% compared with added BCH logic. View Full-Text
Keywords: heterogeneous manycore system; network-on-chip; topology synthesis; aging resilience; error correction code; genetic algorithm heterogeneous manycore system; network-on-chip; topology synthesis; aging resilience; error correction code; genetic algorithm
Show Figures

Figure 1

MDPI and ACS Style

Lee, Y.S.; Kim, S.; Han, T.H. Aging-Resilient Topology Synthesis of Heterogeneous Manycore Network-On-Chip Using Genetic Algorithm with Flexible Number of Routers. Electronics 2019, 8, 1458.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop