Next Article in Journal / Special Issue
Three-Dimensional Wafer Stacking Using Cu TSV Integrated with 45 nm High Performance SOI-CMOS Embedded DRAM Technology
Previous Article in Journal
Two-Layer Error Control Codes Combining Rectangular and Hamming Product Codes for Cache Error
 
 

Order Article Reprints

Journal: J. Low Power Electron. Appl., 2014
Volume: 4
Number: 65

Article: Ultralow-Power SOTB CMOS Technology Operating Down to 0.4 V
Authors: by Nobuyuki Sugii, Yoshiki Yamamoto, Hideki Makiyama, Tomohiro Yamashita, Hidekazu Oda, Shiro Kamohara, Yasuo Yamaguchi, Koichiro Ishibashi, Tomoko Mizutani and Toshiro Hiramoto
Link: https://www.mdpi.com/2079-9268/4/2/65

MDPI offers high quality article reprints with convenient shipping to destinations worldwide. Each reprint features a 270 gsm bright white cover and 105 gsm premium white paper, bound with two stitches for durability and printed in full color. The cover design is customized to your article and designed to be complimentary to the journal.

Order Cost and Details

Shipping Address

Billing Address

Notes or Comments

Validate and Place Order

The order must be prepaid after it is placed

req denotes required fields.
Back to TopTop