Next Article in Journal
A Low-Power Analog Cell for Implementing Spiking Neural Networks in 65 nm CMOS
Next Article in Special Issue
Design of a Low-Power Delay-Locked Loop-Based 8× Frequency Multiplier in 22 nm FDSOI
Previous Article in Journal / Special Issue
A Power-Gated 8-Transistor Physically Unclonable Function Accelerates Evaluation Speeds
 
 
Article

Article Versions Notes

J. Low Power Electron. Appl. 2023, 13(4), 54; https://doi.org/10.3390/jlpea13040054
Action Date Notes Link
article xml file uploaded 7 October 2023 09:45 CEST Original file -
article xml uploaded. 7 October 2023 09:45 CEST Update https://www.mdpi.com/2079-9268/13/4/54/xml
article pdf uploaded. 7 October 2023 09:45 CEST Version of Record https://www.mdpi.com/2079-9268/13/4/54/pdf
article html file updated 7 October 2023 09:47 CEST Original file https://www.mdpi.com/2079-9268/13/4/54/html
Back to TopTop