Next Article in Journal
The Effect of Structural Design on Mechanical Properties and Cellular Response of Additive Manufactured Titanium Scaffolds
Next Article in Special Issue
Design of Higher-k and More Stable Rare Earth Oxides as Gate Dielectrics for Advanced CMOS Devices
Previous Article in Journal
Resin Flow Behavior Simulation of Grooved Foam Sandwich Composites with the Vacuum Assisted Resin Infusion (VARI) Molding Process
Previous Article in Special Issue
Extrinsic and Intrinsic Frequency Dispersion of High-k Materials in Capacitance-Voltage Measurements
 
 
Review

Surface Preparation and Deposited Gate Oxides for Gallium Nitride Based Metal Oxide Semiconductor Devices

Department of Materials Science and Engineering, Stanford University, Stanford, CA 94305, USA
*
Author to whom correspondence should be addressed.
Materials 2012, 5(7), 1297-1335; https://doi.org/10.3390/ma5071297
Received: 12 May 2012 / Revised: 10 July 2012 / Accepted: 16 July 2012 / Published: 24 July 2012
(This article belongs to the Special Issue High-k Materials and Devices)
The literature on polar Gallium Nitride (GaN) surfaces, surface treatments and gate dielectrics relevant to metal oxide semiconductor devices is reviewed. The significance of the GaN growth technique and growth parameters on the properties of GaN epilayers, the ability to modify GaN surface properties using in situ and ex situ processes and progress on the understanding and performance of GaN metal oxide semiconductor (MOS) devices are presented and discussed. Although a reasonably consistent picture is emerging from focused studies on issues covered in each of these topics, future research can achieve a better understanding of the critical oxide-semiconductor interface by probing the connections between these topics. The challenges in analyzing defect concentrations and energies in GaN MOS gate stacks are discussed. Promising gate dielectric deposition techniques such as atomic layer deposition, which is already accepted by the semiconductor industry for silicon CMOS device fabrication, coupled with more advanced physical and electrical characterization methods will likely accelerate the pace of learning required to develop future GaN-based MOS technology. View Full-Text
Keywords: GaN, growth; oxides; high-κ, surfaces; treatments; interface; ALD GaN, growth; oxides; high-κ, surfaces; treatments; interface; ALD
Show Figures

Figure 1

MDPI and ACS Style

Long, R.D.; McIntyre, P.C. Surface Preparation and Deposited Gate Oxides for Gallium Nitride Based Metal Oxide Semiconductor Devices. Materials 2012, 5, 1297-1335. https://doi.org/10.3390/ma5071297

AMA Style

Long RD, McIntyre PC. Surface Preparation and Deposited Gate Oxides for Gallium Nitride Based Metal Oxide Semiconductor Devices. Materials. 2012; 5(7):1297-1335. https://doi.org/10.3390/ma5071297

Chicago/Turabian Style

Long, Rathnait D., and Paul C. McIntyre. 2012. "Surface Preparation and Deposited Gate Oxides for Gallium Nitride Based Metal Oxide Semiconductor Devices" Materials 5, no. 7: 1297-1335. https://doi.org/10.3390/ma5071297

Find Other Styles

Article Access Map by Country/Region

1
Only visits after 24 November 2015 are recorded.
Back to TopTop