Next Article in Journal
Automated Video Behavior Recognition of Pigs Using Two-Stream Convolutional Networks
Next Article in Special Issue
Automotive 3.0 µm Pixel High Dynamic Range Sensor with LED Flicker Mitigation
Previous Article in Journal
UAV Mission Planning with SAR Application
Previous Article in Special Issue
An 8-Tap CMOS Lock-In Pixel Image Sensor for Short-Pulse Time-of-Flight Measurements
Open AccessFeature PaperArticle

Over 100 Million Frames per Second 368 Frames Global Shutter Burst CMOS Image Sensor with Pixel-wise Trench Capacitor Memory Array

Graduate School of Engineering, Tohoku University, 6-6-11-811, Aza-Aoba, Aramaki, Aoba-ku, Sendai, Miyagi 980-8579, Japan
*
Author to whom correspondence should be addressed.
This paper is an extended version of our published paper: Suzuki, M.; Kuroda, R; Sugawa, S. Over 100 Million Frames per Second 368 Frames Global Shutter Burst CMOS Image Sensor with In-pixel Trench Capacitor Memory Array. In Proceedings of the 2019 International Image Sensor Workshop, Snowbird, UT, USA, 23–27 June 2019.
Sensors 2020, 20(4), 1086; https://doi.org/10.3390/s20041086
Received: 29 November 2019 / Revised: 5 February 2020 / Accepted: 11 February 2020 / Published: 17 February 2020
In this paper, a prototype ultra-high speed global shutter complementary metal-oxide-semiconductor (CMOS) image sensor with pixel-wise trench capacitor memory array achieving over 100 million frames per second (fps) with up to 368 record length by burst correlated double sampling (CDS) operation is presented. Over 100 Mfps high frame rate is obtained by reduction of pixel output load by the pixel-wise memory array architecture and introduction of the burst CDS operation which minimizes the pixel driving pulse transitions. Long record length is realized by high density analog memory integration with Si trench capacitors. A maximum 125 Mfps frame rate with up to 368 record length video capturing was confirmed under room temperature without any cooling system. The photoelectric conversion characteristics of the burst CDS operation were measured and compared with those of the conventional CDS operation. View Full-Text
Keywords: burst CMOS image sensor; 3D stacking; analog memory; burst correlated double sampling burst CMOS image sensor; 3D stacking; analog memory; burst correlated double sampling
Show Figures

Figure 1

MDPI and ACS Style

Suzuki, M.; Sugama, Y.; Kuroda, R.; Sugawa, S. Over 100 Million Frames per Second 368 Frames Global Shutter Burst CMOS Image Sensor with Pixel-wise Trench Capacitor Memory Array. Sensors 2020, 20, 1086.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Search more from Scilit
 
Search
Back to TopTop