Physical Simulations of High Speed and Low Power NanoMagnet Logic Circuits
AbstractAmong all “beyond CMOS” solutions currently under investigation, nanomagnetic logic (NML) technology is considered to be one of the most promising. In this technology, nanoscale magnets are rectangularly shaped and are characterized by the intrinsic capability of enabling logic and memory functions in the same device. The design of logic architectures is accomplished by the use of a clocking mechanism that is needed to properly propagate information. Previous works demonstrated that the magneto-elastic effect can be exploited to implement the clocking mechanism by altering the magnetization of magnets. With this paper, we present a novel clocking mechanism enabling the independent control of each single nanodevice exploiting the magneto-elastic effect and enabling high-speed NML circuits. We prove the effectiveness of this approach by performing several micromagnetic simulations. We characterized a chain of nanomagnets in different conditions (e.g., different distance among cells, different electrical fields, and different magnet geometries). This solution improves NML, the reliability of circuits, the fabrication process, and the operating frequency of circuits while keeping the energy consumption at an extremely low level. View Full-Text
Share & Cite This Article
Turvani, G.; D’Alessandro, L.; Vacca, M. Physical Simulations of High Speed and Low Power NanoMagnet Logic Circuits. J. Low Power Electron. Appl. 2018, 8, 37.
Turvani G, D’Alessandro L, Vacca M. Physical Simulations of High Speed and Low Power NanoMagnet Logic Circuits. Journal of Low Power Electronics and Applications. 2018; 8(4):37.Chicago/Turabian Style
Turvani, Giovanna; D’Alessandro, Laura; Vacca, Marco. 2018. "Physical Simulations of High Speed and Low Power NanoMagnet Logic Circuits." J. Low Power Electron. Appl. 8, no. 4: 37.
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.