Next Article in Journal
MB-CNN: Memristive Binary Convolutional Neural Networks for Embedded Mobile Devices
Previous Article in Journal
An Experimental Characterization for Injection Quantity of a High-pressure Injector in GDI Engines
Previous Article in Special Issue
Clock Topologies for Molecular Quantum-Dot Cellular Automata
Article Menu

Export Article

Open AccessArticle
J. Low Power Electron. Appl. 2018, 8(4), 37; https://doi.org/10.3390/jlpea8040037

Physical Simulations of High Speed and Low Power NanoMagnet Logic Circuits

Department of Electronics and Telecommunications, Politecnico di Torino, Corso Duca Degli Abruzzi 24, 10129 Torino, Italy
*
Author to whom correspondence should be addressed.
Received: 29 June 2018 / Revised: 1 October 2018 / Accepted: 1 October 2018 / Published: 8 October 2018
(This article belongs to the Special Issue Quantum-Dot Cellular Automata (QCA) and Low Power Application)
Full-Text   |   PDF [4643 KB, uploaded 8 October 2018]   |  

Abstract

Among all “beyond CMOS” solutions currently under investigation, nanomagnetic logic (NML) technology is considered to be one of the most promising. In this technology, nanoscale magnets are rectangularly shaped and are characterized by the intrinsic capability of enabling logic and memory functions in the same device. The design of logic architectures is accomplished by the use of a clocking mechanism that is needed to properly propagate information. Previous works demonstrated that the magneto-elastic effect can be exploited to implement the clocking mechanism by altering the magnetization of magnets. With this paper, we present a novel clocking mechanism enabling the independent control of each single nanodevice exploiting the magneto-elastic effect and enabling high-speed NML circuits. We prove the effectiveness of this approach by performing several micromagnetic simulations. We characterized a chain of nanomagnets in different conditions (e.g., different distance among cells, different electrical fields, and different magnet geometries). This solution improves NML, the reliability of circuits, the fabrication process, and the operating frequency of circuits while keeping the energy consumption at an extremely low level. View Full-Text
Keywords: NML; magneto-elastic effect; high speed; low power NML; magneto-elastic effect; high speed; low power
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).
SciFeed

Share & Cite This Article

MDPI and ACS Style

Turvani, G.; D’Alessandro, L.; Vacca, M. Physical Simulations of High Speed and Low Power NanoMagnet Logic Circuits. J. Low Power Electron. Appl. 2018, 8, 37.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top