Selective Harmonic Elimination Technique for a 27-Level Asymmetric Multilevel Converter
Abstract
:1. Introduction
2. Overall System Model
3. Simulation
3.1. Nearest Level Control
3.2. First Solution
3.3. Modulation Index
3.4. Modulation Index Sweep
3.5. Waveforms
4. Experimental Results
- Array of photovoltaic (PV) panels fixed in 1:3:9 ratio, usually at 30 V, 90 V and 270 V.
- The photovoltaic panel model type is a A-255 GS (Atersa). The electrical ratings are:
- −
- Maximum Power (): 255 Wp.
- −
- Open Circuit Voltage (): 37.83 V.
- −
- Short Circuit Current (): 8.97 A.
- −
- Maximum Power Voltage (): 30.29 V.
- −
- Maximum Power Current (): 8.42 A.
- Modulation Index of , and .
- Once the waveform is generated, this is captured as an array of comma-separated values(.csv archive) to process it using MATLAB®, with a resolution of 5000 points per cycle.
- The harmonic spectrum is the result of this digital processing.
- The results are in open-circuit.
- Circuit main characteristics:
- −
- Silicon Carbide MOSFET: rated at 1200 V and . Modulation considers s of idle switching time to prevent short-circuits.
- −
- Insulated DC–DC converters to separate control signals and power output.
- −
- Optical fiber receptor to command power switches, allowing fast communication and EMI/RFI immunity, among others.
5. Discussion
6. Conclusions
Author Contributions
Funding
Institutional Review Board Statement
Informed Consent Statement
Data Availability Statement
Conflicts of Interest
References
- Ansari, S.; Chandel, A.; Tariq, M. A Comprehensive Review on Power Converters Control and Control Strategies of AC/DC Microgrid. IEEE Access 2021, 9, 17998–18015. [Google Scholar] [CrossRef]
- Dashtaki, M.A.; Nafisi, H.; Pouresmaeil, E.; Khorsandi, A. Virtual Inertia Implementation in Dual Two-Level Voltage Source Inverters. In Proceedings of the 2020 11th Power Electronics, Drive Systems, and Technologies Conference (PEDSTC), Tehran, Iran, 4–6 February 2020; pp. 1–6. [Google Scholar] [CrossRef]
- Dashtaki, M.A.; Nafisi, H.; Khorsandi, A.; Hojabri, M.; Pouresmaeil, E. Dual Two-Level Voltage Source Inverter Virtual Inertia Emulation: A Comparative Study. Energies 2021, 14, 1160. [Google Scholar] [CrossRef]
- Rodriguez, J.; Lai, J.S.; Peng, F.Z. Multilevel inverters: A survey of topologies, controls, and applications. IEEE Trans. Ind. Electron. 2002, 49, 724–738. [Google Scholar] [CrossRef] [Green Version]
- Rubilar, I.; Espinoza, J.; Muñoz, J.; Morán, L. DC link voltage unbalance control in three-phase UPQCs based on NPC topologies. In Proceedings of the 2007 IEEE Industry Applications Annual Meeting, New Orleans, LA, USA, 23–27 September 2007; pp. 597–602. [Google Scholar] [CrossRef]
- Muñoz, J.; Reyes, J.; Esptnoza, J.; Rubilar, I.; Morán, L. A novel multi-level three-phase UPQC topology based on full-bridge Single-Phase Cells. In Proceedings of the IECON 2007—33rd Annual Conference of the IEEE Industrial Electronics Society, Taipei, Taiwan, 5–8 November 2007; pp. 1787–1792. [Google Scholar] [CrossRef]
- Sathik, J.; Aleem, S.H.E.A.; Shalchi Alishah, R.; Almakhles, D.; Bertilsson, K.; Bhaskar, M.S.; Fernandez Savier, G.; Dhandapani, K. A Multilevel Inverter Topology Using Diode Half-Bridge Circuit with Reduced Power Component. Energies 2021, 14, 7249. [Google Scholar] [CrossRef]
- Gaisse, P.; Muñoz, J.; Villalón, A.; Aliaga, R. Improved Predictive Control for an Asymmetric Multilevel Converter for Photovoltaic Energy. Sustainability 2020, 12, 6204. [Google Scholar] [CrossRef]
- Espinosa, E.; Espinoza, J.; Ramirez, R.; Rohten, J.; Villarroel, F.; Melin, P.; Guzman, J. A new modulation technique for 15-level asymmetric inverter operating with minimum THD. In Proceedings of the IECON 2013—39th Annual Conference of the IEEE Industrial Electronics Society, Vienna, Austria, 10–13 November 2013; pp. 6164–6169. [Google Scholar] [CrossRef]
- Fernández, L.D.P.; Caicedo, E.A.; Rodríguez, J.L.D. Comparative analysis of 9 levels cascade multilevel converters with selective harmonic elimination. In Proceedings of the 2015 IEEE Workshop on Power Electronics and Power Quality Applications (PEPQA), Bogota, Colombia, 2–4 June 2015; pp. 1–6. [Google Scholar] [CrossRef]
- Busarello, T.D.C.; Pomilio, J.A.; Bubshait, A.S.; Simoes, M.G. Staircase modulation based battery storage system with Asymmetric Cascaded H-Bridge Multivel Inverter. In Proceedings of the 2015 IEEE Power Energy Society General Meeting, Denver, CO, USA, 26–30 July 2015; pp. 1–5. [Google Scholar] [CrossRef]
- Sreedhar, R.; Karunanithi, K.; Chandrasekar, P.; Teja, R.B. Nearest Space-Vector Control Strategy for High-Resolution Multilevel Inverters. In Proceedings of the 2021 6th International Conference for Convergence in Technology (I2CT), Maharashtra, India, 2–4 April 2021; pp. 1–6. [Google Scholar] [CrossRef]
- Jonnala, R.B.; Eluri, N.R.; Choppavarapu, S.B. Implementation, comparison and experimental verification of nearest vector control and nearest level control techniques for 27-level asymmetrical CHB multilevel inverter. In Proceedings of the 2016 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), Kumaracoil, India, 16–17 December 2016; pp. 214–221. [Google Scholar] [CrossRef]
- Nguyen, M.H.; Kwak, S. Nearest-Level Control Method With Improved Output Quality for Modular Multilevel Converters. IEEE Access 2020, 8, 110237–110250. [Google Scholar] [CrossRef]
- Deng, Y.; Harley, R.G. Space-Vector Versus Nearest-Level Pulse Width Modulation for Multilevel Converters. IEEE Trans. Power Electron. 2015, 30, 2962–2974. [Google Scholar] [CrossRef]
- Zhao, H.; Jin, T.; Wang, S.; Sun, L. A Real-Time Selective Harmonic Elimination Based on a Transient-Free Inner Closed-Loop Control for Cascaded Multilevel Inverters. IEEE Trans. Power Electron. 2016, 31, 1000–1014. [Google Scholar] [CrossRef]
- Siddiqui, N.I.; Alam, A.; Quayyoom, L.; Sarwar, A.; Tariq, M.; Vahedi, H.; Ahmad, S.; Mohamed, A.S.N. Artificial Jellyfish Search Algorithm-Based Selective Harmonic Elimination in a Cascaded H-Bridge Multilevel Inverter. Electronics 2021, 10, 2402. [Google Scholar] [CrossRef]
- Padmanaban, S.; Dhanamjayulu, C.; Khan, B. Artificial Neural Network and Newton Raphson (ANN-NR) Algorithm Based Selective Harmonic Elimination in Cascaded Multilevel Inverter for PV Applications. IEEE Access 2021, 9, 75058–75070. [Google Scholar] [CrossRef]
- Zhou, H.; Li, Y.W.; Zargari, N.R.; Cheng, Z.; Ni, R.; Zhang, Y. Selective Harmonic Compensation (SHC) PWM for Grid-Interfacing High-Power Converters. IEEE Trans. Power Electron. 2014, 29, 1118–1127. [Google Scholar] [CrossRef]
- Flores, P.; Dixon, J.; Ortuzar, M.; Carmi, R.; Barriuso, P.; Moran, L. Static Var Compensator and Active Power Filter With Power Injection Capability, Using 27-Level Inverters and Photovoltaic Cells. IEEE Trans. Ind. Electron. 2009, 56, 130–138. [Google Scholar] [CrossRef]
- Zhang, Y.; Li, Y.W.; Zargari, N.R.; Cheng, Z. Improved Selective Harmonics Elimination Scheme With Online Harmonic Compensation for High-Power PWM Converters. IEEE Trans. Power Electron. 2015, 30, 3508–3517. [Google Scholar] [CrossRef]
- Pérez-Basante, A.; Ceballos, S.; Konstantinou, G.; Pou, J.; Andreu, J.; de Alegría, I.M. (2N + 1) Selective Harmonic Elimination-PWM for Modular Multilevel Converters: A Generalized Formulation and A Circulating Current Control Method. IEEE Trans. Power Electron. 2018, 33, 802–818. [Google Scholar] [CrossRef]
- Pereda, J.; Dixon, J. Cascaded Multilevel Converters: Optimal Asymmetries and Floating Capacitor Control. IEEE Trans. Ind. Electron. 2013, 60, 4784–4793. [Google Scholar] [CrossRef]
- Muñoz, J.; Gaisse, P.; Baier, C.; Rivera, M.; Gregor, R.; Zanchetta, P. Asymmetric multilevel topology for photovoltaic energy injection to microgrids. In Proceedings of the 2016 IEEE 17th Workshop on Control and Modeling for Power Electronics (COMPEL), Trondheim, Norway, 27–30 June 2016; pp. 1–6. [Google Scholar] [CrossRef]
- Silva, P.; Muñoz, J.; Aliaga, R.; Gaisse, P.; Restrepo, C.; Fernández, M. On the DC/DC converters for cascaded asymmetric multilevel inverters aimed to inject photovoltaic energy into microgrids. In Proceedings of the 2016 IEEE 2nd Annual Southern Power Electronics Conference (SPEC), Auckland, New Zealand, 5–8 December 2016; pp. 1–6. [Google Scholar] [CrossRef]
- Aguilera, R.P.; Acuña, P.; Lezana, P.; Konstantinou, G.; Wu, B.; Bernet, S.; Agelidis, V.G. Selective Harmonic Elimination Model Predictive Control for Multilevel Power Converters. IEEE Trans. Power Electron. 2017, 32, 2416–2426. [Google Scholar] [CrossRef] [Green Version]
- Sinha, Y.; Nampally, A. Modular multilevel converter modulation using fundamental switching selective harmonic elimination method. In Proceedings of the 2016 IEEE International Conference on Renewable Energy Research and Applications (ICRERA), Birmingham, UK, 20–23 November 2016; pp. 736–741. [Google Scholar] [CrossRef]
- IEEE Std 519-2014 (Revision of IEEE Std 519-1992)—Redline; IEEE Recommended Practice and Requirements for Harmonic Control in Electric Power Systems—Redline. Institute of Electrical and Electronics Engineers: New York, NY, USA, 2014; pp. 1–213.
- Muñoz, J.; Torres, I.; Guzmán, J.; Baier, C.; Melín, P.; Rohten, J.; Espinoza, J.; Silva, J. Selective harmonic elimination for a 27-level asymmetric multilevel converter. In Proceedings of the 2017 IEEE International Conference on Environment and Electrical Engineering and 2017 IEEE Industrial and Commercial Power Systems Europe (EEEIC/I CPS Europe), Milan, Italy, 6–9 June 2017; pp. 1–5. [Google Scholar] [CrossRef]
- Muñoz, J.; Pérez, C.; Torres, I.; Villalon, A.; Espinosa, E.; Melin, P.; Rohten, J. Multilevel Selective Harmonic Elimination for an Asymmetric Converter. In Proceedings of the 2018 International Symposium on Power Electronics, Electrical Drives, Automation and Motion (SPEEDAM), Amalfi, Italy, 20–22 June 2018; pp. 485–490. [Google Scholar] [CrossRef]
- Yang, K.; Hao, J.; Wang, Y. Switching angles generation for selective harmonic elimination by using artificial neural networks and quasi-newton algorithm. In Proceedings of the 2016 IEEE Energy Conversion Congress and Exposition (ECCE), Milwaukee, WI, USA, 18–22 September 2016; pp. 1–5. [Google Scholar] [CrossRef]
- Khamitov, A.; Massalim, Y.; Ruderman, A. Simultaneous Selective Harmonic Elimination and Total Harmonic Distortion minimization for a single-phase two-level inverter. In Proceedings of the 2017 International Conference on Optimization of Electrical and Electronic Equipment (OPTIM) 2017 Intl Aegean Conference on Electrical Machines and Power Electronics (ACEMP), Brasov, Romania, 25–27 May 2017; pp. 735–740. [Google Scholar] [CrossRef]
- Manohar, V.J.; Rani, I.S.; Ramana, K.V. SHE controlled CHB 7-level inverter with equal unequal DC sources using C-genetic algorithm. In Proceedings of the 2016 International Conference on Communication and Electronics Systems (ICCES), Coimbatore, India, 21–22 October 2016; pp. 1–6. [Google Scholar] [CrossRef]
- Zorkal’tsev, V. Algorithms of the interior point method. In Proceedings of the 2017 Constructive Nonsmooth Analysis and Related Topics (dedicated to the memory of V.F. Demyanov) (CNSA), Saint Petersburg, Russia, 22–27 May 2017; pp. 1–4. [Google Scholar] [CrossRef]
- Manoharan, M.S.; Ahmed, A.; Park, J.H. An Improved Model Predictive Controller for 27-Level Asymmetric Cascaded Inverter Applicable in High-Power PV Grid-Connected Systems. IEEE J. Emerg. Sel. Top. Power Electron. 2020, 8, 4395–4405. [Google Scholar] [CrossRef]
- Sajadi, R.; Iman-Eini, H.; Bakhshizadeh, M.K.; Neyshabouri, Y.; Farhangi, S. Selective Harmonic Elimination Technique With Control of Capacitive DC-Link Voltages in an Asymmetric Cascaded H-Bridge Inverter for STATCOM Application. IEEE Trans. Ind. Electron. 2018, 65, 8788–8796. [Google Scholar] [CrossRef] [Green Version]
- Panda, K.P.; Lee, S.S.; Panda, G. Reduced Switch Cascaded Multilevel Inverter With New Selective Harmonic Elimination Control for Standalone Renewable Energy System. IEEE Trans. Ind. Appl. 2019, 55, 7561–7574. [Google Scholar] [CrossRef]
- Yang, K.; Feng, M.; Wang, Y.; Lan, X.; Wang, J.; Zhu, D.; Yu, W. Real-Time Switching Angle Computation for Selective Harmonic Control. IEEE Trans. Power Electron. 2019, 34, 8201–8212. [Google Scholar] [CrossRef]
Angle | Radians | Angle | Radians |
---|---|---|---|
0.0589 | 0.6146 | ||
0.1019 | 0.7529 | ||
0.1974 | 0.8173 | ||
0.2922 | 0.9430 | ||
0.3815 | 1.0854 | ||
0.4266 | 1.2725 | ||
0.5322 |
Parameter | Value |
---|---|
Voltage Levels | LPC = , MPC = , HPC = |
Output Voltage Frequency | 50 Hz |
Sampling Time | s |
Output Type | Open circuit |
Software | MATLAB® |
Nonlinear solver |
Voltage | M | Voltage | M | Voltage | M | Voltage | M |
---|---|---|---|---|---|---|---|
1300 | 975 | 650 | 325 | ||||
1275 | 950 | 625 | 300 | ||||
1250 | 925 | 600 | 275 | ||||
1225 | 900 | 575 | 250 | ||||
1200 | 875 | 560 | 225 | ||||
1175 | 845 | 525 | 200 | ||||
1150 | 825 | 500 | 175 | ||||
1125 | 800 | 475 | 150 | ||||
1100 | 775 | 455 | 125 | ||||
1075 | 750 | 425 | 100 | ||||
1050 | 725 | 400 | 75 | ||||
1025 | 700 | 375 | 50 | ||||
995 | 675 | 350 | 25 |
M | (%) | (%) |
---|---|---|
Publisher’s Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations. |
© 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).
Share and Cite
Torres, I.; Muñoz, J.; Rojas, D.; Espinosa, E.E. Selective Harmonic Elimination Technique for a 27-Level Asymmetric Multilevel Converter. Energies 2022, 15, 3694. https://doi.org/10.3390/en15103694
Torres I, Muñoz J, Rojas D, Espinosa EE. Selective Harmonic Elimination Technique for a 27-Level Asymmetric Multilevel Converter. Energies. 2022; 15(10):3694. https://doi.org/10.3390/en15103694
Chicago/Turabian StyleTorres, Ignacio, Javier Muñoz, Diego Rojas, and Eduardo E. Espinosa. 2022. "Selective Harmonic Elimination Technique for a 27-Level Asymmetric Multilevel Converter" Energies 15, no. 10: 3694. https://doi.org/10.3390/en15103694
APA StyleTorres, I., Muñoz, J., Rojas, D., & Espinosa, E. E. (2022). Selective Harmonic Elimination Technique for a 27-Level Asymmetric Multilevel Converter. Energies, 15(10), 3694. https://doi.org/10.3390/en15103694