Next Article in Journal
A 50.5 ns Wake-Up-Latency 11.2 pJ/Inst Asynchronous Wake-Up Controller in FDSOI 28 nm
Previous Article in Journal
High Level Current Modeling for Shaping Electromagnetic Emissions in Micropipeline Circuits
Previous Article in Special Issue
Towards Energy-Efficient and Secure Computing Systems
Article Menu

Export Article

Open AccessArticle
J. Low Power Electron. Appl. 2019, 9(1), 7; https://doi.org/10.3390/jlpea9010007

DoS Attack Detection and Path Collision Localization in NoC-Based MPSoC Architectures

1
Faculty 2: Computer Science and Engineering, Frankfurt University of Applied Sciences, 60318 Frankfurt am Main, Germany
2
Department of Computer Engineering, Tallinn University of Technology, 12618 Tallinn, Estonia
3
Department of Electrical and Computer Engineering, Technical University of Munich, 80333 Munich, Germany
*
Author to whom correspondence should be addressed.
These authors contributed equally to this work.
Received: 27 November 2018 / Revised: 31 January 2019 / Accepted: 1 February 2019 / Published: 5 February 2019
(This article belongs to the Special Issue Emerging Interconnection Networks Across Scales)
Full-Text   |   PDF [1229 KB, uploaded 27 February 2019]   |  

Abstract

Denial of Service (DoS) attacks are an increasing threat for Multiprocessor System-on-Chip (MPSoC) architectures. By exploiting the shared resources on the chip, an attacker is able to prevent completion or degrade the performance of a task. This is extremely dangerous for MPSoCs used in critical applications. The Network-on-Chip (NoC), as a central MPSoC infrastructure, is exposed to this attack. In order to maintain communication availability, NoCs should be enhanced with an effective and precise attack detection mechanism that allows the triggering of effective attack mitigation mechanisms. Previous research works demonstrate DoS attacks on NoCs and propose detection methods being implemented in NoC routers. These countermeasures typically led to a significantly increased router complexity and to a high degradation of the MPSoC’s performance. To this end, we present two contributions. First, we provide an analysis of information that helps to narrow down the location of the attacker in the MPSoC, achieving up to a 69% search space reduction for locating the attacker. Second, we propose a low cost mechanism for detecting the location and direction of the interference, by enhancing the communication packet structure and placing communication degradation monitors in the NoC routers. Our experiments show that our NoC router architecture detects single-source DoS attacks and determines, with high precision, the location and direction of the collision, while incurring a low area and power overhead. View Full-Text
Keywords: denial of service attacks; network-on-chip; distributed online monitoring; multi-processor system-on-chip; security denial of service attacks; network-on-chip; distributed online monitoring; multi-processor system-on-chip; security
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).
SciFeed

Share & Cite This Article

MDPI and ACS Style

Chaves, C.G.; Azad, S.P.; Hollstein, T.; Sepúlveda, J. DoS Attack Detection and Path Collision Localization in NoC-Based MPSoC Architectures. J. Low Power Electron. Appl. 2019, 9, 7.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top