Next Article in Journal
A Fresh View on the Microarchitectural Design of FPGA-Based RISC CPUs in the IoT Era
Next Article in Special Issue
Novel Approaches for Efficient Delay-Insensitive Communication
Previous Article in Journal
DoS Attack Detection and Path Collision Localization in NoC-Based MPSoC Architectures
Previous Article in Special Issue
High Level Current Modeling for Shaping Electromagnetic Emissions in Micropipeline Circuits
Article Menu

Export Article

Open AccessArticle

A 50.5 ns Wake-Up-Latency 11.2 pJ/Inst Asynchronous Wake-Up Controller in FDSOI 28 nm

CEA, LETI, MINATEC Campus, F-38054 Grenoble, France
*
Author to whom correspondence should be addressed.
J. Low Power Electron. Appl. 2019, 9(1), 8; https://doi.org/10.3390/jlpea9010008
Received: 7 December 2018 / Revised: 6 February 2019 / Accepted: 7 February 2019 / Published: 14 February 2019
  |  
PDF [2642 KB, uploaded 14 February 2019]
  |  

Abstract

Due to low activity in Internet of Things (IoT) applications, systems tend to leverage low power modes in order to reduce their power consumption. Normally-off computing thus arose, consisting in having turned off most part of a system’s power supply, while dynamically turning on components as the application needs it. As wake up sources may be diverse, simple controllers are integrated to handle smart wake up schemes. Therefore, to prevent overconsumption while transitioning to running mode, fast wake up sequences are required. An asynchronous 16-bit Reduced Instruction Set Computer (RISC) Wake-up Controller (WuC) is proposed demonstrating 50.5 [email protected] Million Instructions Per Second (MIPS)@0.6 V wake-up latency, drastically reducing the overall wake-up energy of IoT systems. A clockless implementation of the controller saves the booting time and the power consumption of a clock generator, while providing high robustness to environmental variations such as supply voltage level. The WuC is also able to run simple tasks with a reduced Instruction Set Architecture (ISA) and achieves as low as 11.2 pJ/inst @0.5 V in Fully Depleted Silicon On Insulator (FDSOI) 28 nm. View Full-Text
Keywords: wake-up controller; IoT; QDI asynchronous logic; normally-off computing; big/little architecture wake-up controller; IoT; QDI asynchronous logic; normally-off computing; big/little architecture
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).
SciFeed

Share & Cite This Article

MDPI and ACS Style

Christmann, J.-F.; Berthier, F.; Coriat, D.; Miro-Panades, I.; Guthmuller, E.; Thuries, S.; Thonnart, Y.; Makosiej, A.; Debicki, O.; Heitzmann, F.; Valentian, A.; Vivet, P.; Beigné, E. A 50.5 ns Wake-Up-Latency 11.2 pJ/Inst Asynchronous Wake-Up Controller in FDSOI 28 nm. J. Low Power Electron. Appl. 2019, 9, 8.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top