Next Article in Journal / Special Issue
SOTB Implementation of a Field Programmable Gate Array with Fine-Grained Vt Programmability
Previous Article in Journal / Special Issue
Comparative Study of Charge Trapping Type SOI-FinFET Flash Memories with Different Blocking Layer Materials
 
 

Order Article Reprints

Journal: J. Low Power Electron. Appl., 2014
Volume: 4
Number: 168

Article: Study of Back Biasing Schemes for ULV Logic from the Gate Level to the IP Level
Authors: by Guerric De Streel and David Bol
Link: https://www.mdpi.com/2079-9268/4/3/168

MDPI offers high quality article reprints with convenient shipping to destinations worldwide. Each reprint features a 270 gsm bright white cover and 105 gsm premium white paper, bound with two stitches for durability and printed in full color. The cover design is customized to your article and designed to be complimentary to the journal.

Order Cost and Details

Shipping Address

Billing Address

Notes or Comments

Validate and Place Order

The order must be prepaid after it is placed

req denotes required fields.
Back to TopTop