Next Article in Journal
Voltage Stacking: A First-Order Modelization of an m × n Asynchronous Array for Chip and Architectural Design Exploration
Previous Article in Journal
Field-Programmable Gate Array Architecture for the Discrete Orthonormal Stockwell Transform (DOST) Hardware Implementation
 
 
Review

Article Versions Notes

J. Low Power Electron. Appl. 2024, 14(3), 43; https://doi.org/10.3390/jlpea14030043
Action Date Notes Link
article pdf uploaded. 19 August 2024 16:05 CEST Version of Record https://www.mdpi.com/2079-9268/14/3/43/pdf-vor
article xml file uploaded 20 August 2024 11:39 CEST Original file -
article xml uploaded. 20 August 2024 11:39 CEST Update https://www.mdpi.com/2079-9268/14/3/43/xml
article pdf uploaded. 20 August 2024 11:39 CEST Updated version of record https://www.mdpi.com/2079-9268/14/3/43/pdf
article html file updated 20 August 2024 11:43 CEST Original file https://www.mdpi.com/2079-9268/14/3/43/html
Back to TopTop