Next Article in Journal
Two-Code Keying and Code Conversion for Optical Buffer Design in Optical Packet Switching Networks
Next Article in Special Issue
Comparison of Power Converter Models with Losses for Hardware-in-the-Loop Using Different Numerical Formats
Previous Article in Journal
Interactive Removal of Microphone Object in Facial Images
Previous Article in Special Issue
A Study on the Improved Capacitor Voltage Balancing Method for Modular Multilevel Converter Based on Hardware-In-the-Loop Simulation
Article

A Comparison of Filtering Approaches Using Low-Speed DACs for Hardware-in-the-Loop Implemented in FPGAs

HCTLab Research Group, Universidad Autonoma de Madrid, 28049 Madrid, Spain
*
Author to whom correspondence should be addressed.
Electronics 2019, 8(10), 1116; https://doi.org/10.3390/electronics8101116
Received: 25 August 2019 / Revised: 26 September 2019 / Accepted: 1 October 2019 / Published: 3 October 2019
The use of Hardware-in-the-Loop (HIL) systems implemented in Field Programmable Gate Arrays (FPGAs) is constantly increasing because of its advantages compared to traditional simulation techniques. This increase in usage has caused new challenges related to the improvement of their performance and features like the number of output channels, while the price of HIL systems is diminishing. At present, the use of low-speed Digital-to-Analog Converters (DACs) is starting to be a commercial possibility because of two reasons. One is their lower price and the other is their lower pin count, which determines the number and price of the FPGAs that are necessary to handle those DACs. This paper compares four filtering approaches for providing suitable data to low-speed DACs, which help to filter high-speed input signals, discarding the need of using expensive high-speed DACS, and therefore decreasing the total cost of HIL implementations. Results show that the selection of the appropriate filter should be based on the type of the input waveform and the relative importance of the dynamics versus the area. View Full-Text
Keywords: Hardware-in-the-Loop; real-time simulation; FPGA; low-speed DAC; adaptive filtering Hardware-in-the-Loop; real-time simulation; FPGA; low-speed DAC; adaptive filtering
Show Figures

Figure 1

MDPI and ACS Style

Yushkova, M.; Sanchez, A.; de Castro, A.; Martínez-García, M.S. A Comparison of Filtering Approaches Using Low-Speed DACs for Hardware-in-the-Loop Implemented in FPGAs. Electronics 2019, 8, 1116. https://doi.org/10.3390/electronics8101116

AMA Style

Yushkova M, Sanchez A, de Castro A, Martínez-García MS. A Comparison of Filtering Approaches Using Low-Speed DACs for Hardware-in-the-Loop Implemented in FPGAs. Electronics. 2019; 8(10):1116. https://doi.org/10.3390/electronics8101116

Chicago/Turabian Style

Yushkova, Marina, Alberto Sanchez, Angel de Castro, and M. S. Martínez-García 2019. "A Comparison of Filtering Approaches Using Low-Speed DACs for Hardware-in-the-Loop Implemented in FPGAs" Electronics 8, no. 10: 1116. https://doi.org/10.3390/electronics8101116

Find Other Styles
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop