Single-Stage CMOS Operational Transconductance Amplifiers (OTAs): A Design Tutorial
Abstract
1. Introduction
2. Background
3. Hand Analysis
3.1. Five-Transistor OTA
3.2. Telescopic Cascode OTA
3.3. Folded Cascode OTA
3.4. Current Mirror OTA
3.5. Summary
4. Results
5. Discussions and Case Study
6. Conclusions
Author Contributions
Funding
Data Availability Statement
Conflicts of Interest
References
- Corbacho, I.; Carrillo, J.M.; Ausín, J.L.; Domínguez, M.Á.; Pérez-Aloe, R.; Duque-Carrillo, J.F. CMOS Widely Tunable Second-order Gm-C Bandpass filter for Multi-Sine Bioimpedance Analysis. Electronics 2023, 12, 1326. [Google Scholar] [CrossRef] [Scilit]
- Onet, R.; Rusu, A.; Rodriguez, S. High-Purity and Wide-Range Signal Generator for Bioimpedance Spectroscopy. IEEE Trans. Circuits Syst. II Exp. Briefs 2018, 65, 1884–1888. [Google Scholar] [CrossRef] [Scilit]
- Kassanos, P.; Triantis, I.F.; Demosthenous, A. A CMOS Magnitude/Phase Measurement Chip for Impedance Spectroscopy. IEEE Sens. J. 2013, 13, 2229–2236. [Google Scholar] [CrossRef] [Scilit]
- Zhang, J.; Chan, S.-C.; Li, H.; Zhang, N.; Wang, L. An Area-Efficient and Highly Linear Reconfigurable Continuous-Time Filter for Biomedical Sensor Applications. Sensors 2020, 20, 2065. [Google Scholar] [CrossRef] [Scilit]
- Moradi, M.; Dousti, M.; Torkzadeh, P. Designing a Low-Power LNA and Filter for Portable EEG Acquisition Applications. IEEE Access 2021, 9, 71968. [Google Scholar] [CrossRef] [Scilit]
- Malekzadeh-Arasteh, O.; Pu, H.; Lim, J.; Liu, C.Y.; Do, A.H.; Nenadic, Z.; Heydari, P. An Energy-Efficient CMOS Dual-Mode Array Architecture for High-Density ECoG-Based Brain-Machine Interfaces. IEEE Trans. Biomed. Circuits Syst. 2020, 14, 332–342. [Google Scholar] [CrossRef] [Scilit] [PubMed]
- Lo, T.Y.; Hung, C.C.; Ismail, M. A Wide Tuning Range Gm-C Filter for Multi-Mode CMOS Direct-Conversion Wireless Receivers. IEEE J. Solid-State Circuits 2009, 44, 2515–2524. [Google Scholar] [CrossRef] [Scilit]
- Han, J.; Jiang, Y.; Guo, G.; Cheng, X. A Reconfigurable Analog Baseband Circuitry for LFMCW RADAR Receivers in 130-nm SiGe BiCMOS Process. Electronics 2020, 9, 831. [Google Scholar] [CrossRef] [Scilit]
- Liu, H.; Zhu, X.S.; Lu, M.; Sun, Y.; Yeo, K.S. Design of Reconfigurable dB-linear Variable-Gain Amplifier and Switchable-Order gm-C filter in 65-nm CMOS technology. IEEE Trans. Microw. Theory Tech. 2019, 12, 5148–5158. [Google Scholar] [CrossRef] [Scilit]
- Bang, J.S.; Jeon, H.; Je, M.; Cho, G.H. 6.5 µW 92.3 dB-DR Biopotential-Recording Front-End with 360 mVpp Linear Input Range. In Proceedings of the 2018 IEEE Symposium on VLSI Circuits, Honolulu, HI, USA, 18–22 June 2018; pp. 239–240. [Google Scholar]
- Lee, C.; Jeon, T.; Jang, M.; Park, S.; Kim, J.; Lim, J.; Ahn, J.; Huh, Y.; Chae, Y. A 6.5-µW 10-kHz BW 80.4-dB SNDR Gm-C-Based CT Modulator with a Feedback-Assisted Gm Linearization for Artifact-Tolerant. IEEE J. Solid-State Circuits 2020, 55, 2889–2901. [Google Scholar] [CrossRef] [Scilit]
- Han, Y.; Liu, W.; Zhang, X.; Wang, X.; Liu, X.; Liu, Y. A Wide Dynamic Range Sigma-Delta Modulator for EEG Acquisition Using Randomized DWA and Dynamic-Modulated Scaling-Down Techniques. Sensors 2023, 23, 201. [Google Scholar] [CrossRef] [Scilit]
- Harrison, R.R.; Charles, C. A Low-Power Low-Noise CMOS Amplifier for Neural Recording Applications. IEEE J. Solid-State Circuits 2003, 38, 958–965. [Google Scholar] [CrossRef] [Scilit]
- Kim, H.-J.; Park, Y.; Eom, K.; Park, S.-Y. An Area- and Energy-Efficient 16-Channel, AC-Coupled Neural Recording Analog Frontend for High-Density Multichannel Neural Recordings. Electronics 2021, 10, 1972. [Google Scholar] [CrossRef] [Scilit]
- Pham, X.T.; Vu, T.K.; Nguyen, T.D.; Pham-Nguyen, L. A 1.2-µW 41-dB Ripple Attenuation Chopper Amplifier Using Auto-Zero Offset Cancelation Loop for Area-Efficient Biopotential Sensing. Electronics 2022, 11, 1149. [Google Scholar] [CrossRef] [Scilit]
- Zhao, X.; Zhang, Q.; Xin, Y.; Li, S.; Yu, L. A High-Efficiency Fast-Transient LDO with Low-Impedance Transient-Current Enhanced Buffer. IEEE Trans. Power Electron. 2022, 37, 8976–8987. [Google Scholar] [CrossRef] [Scilit]
- Dong, L.; Zhao, X.; Wang, Y. Design of an Adaptively Biased Low-Dropout Regulator with a Current Reusing Current-Mode OTA Using an Intuitive Analysis Method. IEEE Trans. Power Electron. 2020, 35, 10477–10488. [Google Scholar] [CrossRef] [Scilit]
- Jeon, H. A Boost Converter Employing Quadratic Sawtooth Waveform Generator for SiPM-Based Radiation Sensors. Chemosensors 2021, 9, 144. [Google Scholar] [CrossRef] [Scilit]
- Lee, J.-H.; Lee, M.-K.; Park, J.-D. A Direct Feedback FVF LDO for High Precision FMCW Radar Sensors in 65-nm CMOS Technology. Sensors 2022, 22, 9672. [Google Scholar] [CrossRef] [Scilit]
- Li, G.; Qian, H.; Guo, J.; Mo, B.; Lu, Y.; Chen, D. Dual Active-Feedback Frequency Compensation for Output-Capacitorless LDO with Transient and Stability Enhancement in 65-nm CMOS. IEEE Trans. Power Electron. 2020, 35, 415–429. [Google Scholar] [CrossRef] [Scilit]
- Johns, D.A.; Ken, M. Analog Integrated Circuit Design; John Wiley & Sons: Hoboken, NJ, USA, 2008. [Google Scholar]
- Gray, P.R.; Hurst, P.J.; Lewis, S.H.; Meyer, R.G. Analysis and Design of Analog Integrated Circuits; John Wiley & Sons: Hoboken, NJ, USA, 2009. [Google Scholar]
- Baker, R.J. CMOS: Circuit Design, Layout, and Simulation; John Wiley & Sons: Hoboken, NJ, USA, 2019. [Google Scholar]
- Snchez-Sinencio, E.; Silva-Martinez, J. CMOS transconductance amplifiers architectures and active filters: A tutorial. IEEE Proc. Circuits Devices Syst. 2000, 147, 3–12. [Google Scholar] [CrossRef] [Scilit]
- Bendre, V.; Kureshi, A.K. Performance Analysis of Operational Transconductance Amplifier at 180 nm technology. In Proceedings of the Second International Innovative Applications of Computational Intelligence on Power Energy and Controls with Their Impact on Humanity (CIPECH), Ghaziabad, India, 18–19 November 2016; pp. 271–276. [Google Scholar]
- Jeon, H.; Choi, I.; Kweon, S.-J.; Je, M. A Power-Efficient Radiation Sensor Interface with a Peak-Triggered Sampling Scheme for Mobile Dosimeters. Sensors 2020, 20, 3255. [Google Scholar] [CrossRef] [Scilit]
- Tlelo-Cuautle, E.; Valencia-Ponce, M.A.; de la Fraga, L.G. Sizing CMOS Amplifiers by PSO and MOL to Improve DC Operating Point Conditions. Electronics 2020, 9, 1027. [Google Scholar] [CrossRef] [Scilit]
- Mita, R.; Palumbo, G.; Pennisi, S. Design Guidelines for Reversed Nested Miller Compensation in Three-Stage Amplifiers. IEEE Trans. Circuits Syst. II 2003, 50, 227–233. [Google Scholar] [CrossRef] [Scilit]
- Riad, J.; Estrada-López, J.J.; Sánchez-Sinencio, E. Classification and Design Space Exploration of Low-Power Three-Stage Operational Transconductance Amplifier Architectures for Wide Load Ranges. Electronics 2019, 8, 1268. [Google Scholar] [CrossRef] [Scilit]
- Tsai, Y.-L.; Lee, F.-W.; Chen, T.-Y.; Lin, T.-H. A 2-Channel −83.2 dB Crosstalk 0.061 mm2 CCIA with an Orthogonal Frequency Chopping Technique. In Proceedings of the 2015 IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers, San Francisco, CA, USA, 22–26 February 2015; pp. 92–93. [Google Scholar]
- Zou, X.; Liu, L.; Cheong, J.H.; Yao, L.; Li, P.; Cheng, M.-Y.; Goh, W.L.; Ramamoorthy, R.; Dawe, G.; Cheng, K.-W.; et al. A 100-Channel 1-mW Implantable Neural Recording IC. IEEE Trans. Circuits Syst. I 2013, 60, 2584–2596. [Google Scholar] [CrossRef] [Scilit]
- Yoo, J.; Yan, L.; El-Damak, D.; Altaf, M.A.B.; Shoeb, A.H.; Chandrakasan, A.P. An 8-Channel Scalable EEG Acquisition SoC with Patient-Specific Seizure Classification and Recording Processor. IEEE J. Solid-State Circuits 2013, 48, 214–228. [Google Scholar] [CrossRef] [Scilit]
- Choi, G.; Heo, H.; You, D.; Kim, H.; Nam, K.; Yoo, M.; Lee, S.; Ko, H. A Low-Power, Low-Noise, Resistive-Bridge Microsensor Readout Circuit with Chopper-Stabilized Recycling Folded Cascode Instrumentation Amplifier. Appl. Sci. 2021, 11, 7982. [Google Scholar] [CrossRef] [Scilit]
- Kim, H.; Kwon, Y.; You, D.; Choi, H.-W.; Kim, S.H.; Heo, H.; Kim, C.-Y.; Lee, H.-D.; Ko, H. A 5.43 nV/√Hz Chopper Operational Amplifier Using Lateral PNP Input Stage with BJT Current Mirror Base Current Cancellation. Appl. Sci. 2020, 10, 8376. [Google Scholar] [CrossRef] [Scilit]
- Du, Y.; He, C.; Hao, G.; Zhang, W.; Xue, C. Full-Differential Folded Cascode Front-End Receiver Amplifier Integrated Circuit for Capacitive Micromachined Ultrasonic Transducers. Micromachines 2019, 10, 88. [Google Scholar] [CrossRef] [Scilit]
- Qu, W.; Im, J.-P.; Kim, H.-S.; Cho, G.-H. A 0.9 V 6.3 μW Multistage Amplifier Driving 500 pF Capacitive Load with 1.34 MHz GBW. In Proceedings of the 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, USA, 9–13 February 2014; pp. 290–291. [Google Scholar]
- Mincey, J.S.; Briseno-Vidrios, C.; Silva-Martinez, J.; Rodenbeck, C.T. Low-Power Gm-C Filter Employing Current-Reuse Differential Difference Amplifiers. IEEE Trans. Circuits Syst. II Express Briefs 2017, 64, 635–639. [Google Scholar]
















| Topology | 5-Transistor OTA | Telescopic Cascode OTA | Folded Cascode OTA | Current Mirror OTA |
|---|---|---|---|---|
| 5-Transistor OTA | Telescopic Cascode OTA | Folded Cascode OTA | Current Mirror OTA | |
|---|---|---|---|---|
| M1(W/L) | 1 µ/1 µ | 1 µ/1 µ | 1 µ/1 µ | 1 µ/1 µ |
| M2(W/L) | 1 µ/1 µ | 1 µ/1 µ | 1 µ/1 µ | 1 µ/1 µ |
| M3(W/L) | 4 µ/1 µ | 4 µ/1 µ | 8 µ/1 µ | 4 µ/1 µ |
| M4(W/L) | 4 µ/1 µ | 4 µ/1 µ | 8 µ/1 µ | 4 µ/1 µ |
| M5(W/L) | 2 µ/1 µ | 3 µ/1 µ | 2 µ/1 µ | 2 µ/1 µ |
| M6(W/L) | N/A | 1 µ/1 µ | 1 µ/1 µ | 3 µ/1 µ |
| M7(W/L) | N/A | 1 µ/1 µ | 1 µ/1 µ | 3 µ/1 µ |
| M8(W/L) | N/A | 4 µ/1 µ | 4 µ/1 µ | N/A |
| M9(W/L) | N/A | 4 µ/1 µ | 4 µ/1 µ | N/A |
| M10(W/L) | N/A | N/A | 1 µ/1 µ | N/A |
| M11(W/L) | N/A | N/A | 1 µ/1 µ | N/A |
| 5-Transistor OTA | Telescopic Cascode OTA | Folded Cascode OTA | Current Mirror OTA | |
|---|---|---|---|---|
| Current bias | ID5 = 2 µA | ID5 = 2 µA | ID3 = ID4 = 2 µA ID5 = 2 µA | ID5 = 2 µA (K = 3) |
| Power dissipation | 3.6 µW | 3.6 µW | 7.2 µW | 14.4 µW |
| 42.2951 dB | 73.4576 dB | 75.9819 dB | 42.9838 dB | |
| 2π·20 kHz | 2π·511.79 Hz | 2π·400 Hz | 2π·54.8545 kHz | |
| 2π·2.642 MHz | 2π·2.472 MHz | 2π·2.567 MHz | 2π·7.407 MHz | |
| 2.028 MV/s | 2.156 MV/s | 1.868 MV/s | 5.335 MV/s | |
| 1.944 MV/s | 1.8469 MV/s | 1.879 MV/s | 5.499 MV/s | |
| Integrated input-referred noise | 0.110 mVrms | 0.125 mVrms | 0.181 mVrms | 0.200 mVrms |
Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content. |
© 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).
Share and Cite
Choi, J.; Kweon, S.-J.; Jeon, H. Single-Stage CMOS Operational Transconductance Amplifiers (OTAs): A Design Tutorial. Electronics 2023, 12, 3833. https://doi.org/10.3390/electronics12183833
Choi J, Kweon S-J, Jeon H. Single-Stage CMOS Operational Transconductance Amplifiers (OTAs): A Design Tutorial. Electronics. 2023; 12(18):3833. https://doi.org/10.3390/electronics12183833
Chicago/Turabian StyleChoi, Jaesuk, Soon-Jae Kweon, and Hyuntak Jeon. 2023. "Single-Stage CMOS Operational Transconductance Amplifiers (OTAs): A Design Tutorial" Electronics 12, no. 18: 3833. https://doi.org/10.3390/electronics12183833
APA StyleChoi, J., Kweon, S.-J., & Jeon, H. (2023). Single-Stage CMOS Operational Transconductance Amplifiers (OTAs): A Design Tutorial. Electronics, 12(18), 3833. https://doi.org/10.3390/electronics12183833

