Next Article in Journal
Research on Deep Compression Method of Expressway Video Based on Content Value
Previous Article in Journal
Research on Logistics Service Assessment for Smart City: A Users’ Review Sentiment Analysis Approach
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

A Compact Model for Single-Event Transient in Fully Depleted Silicon on Insulator MOSFET Considering the Back-Gate Voltage Based on Time-Domain Components

1
Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China
2
Key Laboratory of Science and Technology on Silicon Device, Chinese Academy of Sciences, Beijing 100029, China
3
University of Chinese Academy of Sciences, Beijing 100029, China
*
Authors to whom correspondence should be addressed.
Electronics 2022, 11(23), 4022; https://doi.org/10.3390/electronics11234022
Submission received: 3 November 2022 / Revised: 1 December 2022 / Accepted: 2 December 2022 / Published: 4 December 2022
(This article belongs to the Section Microelectronics)

Abstract

FDSOI (Fully Depleted Silicon On Insulator) devices have a good performance in anti-single-event circuits. However, the bipolar amplification effect becomes a severe problem due to the buried oxide. The previous models for Single Event Transient (SET) of FDSOI did not fully consider the current of all components. Most importantly, they did not take the influence of the back-gate voltage into account. Thus, this paper presents a modeling method for the SET current in FDSOI MOSFET where all three components are modeled individually. The prompt current and diffusion current are modeled with a current source respectively. The Berkeley Short-channel IGFET Model for Silicon-on-Insulator (BSIMSOI) model is integrated into this model to calculate the bipolar amplification current. Compared to using the bipolar transistor model, this method avoids additional current input from the base electrode. It is more consistent with the mechanism of bipolar amplification effect for FDSOI devices without body contact. Instantaneously, an improved model is proposed that considers the influence of the back-gate voltage on the SET of the FDSOI devices. All models are validated through Technology Computer Aided Design (TCAD)simulation results.
Keywords: FDSOI; compact model; SET; back-gate voltage FDSOI; compact model; SET; back-gate voltage

Share and Cite

MDPI and ACS Style

Wang, K.; Zhang, X.; Li, B.; Li, D.; Zhao, F.; Bu, J.; Han, Z. A Compact Model for Single-Event Transient in Fully Depleted Silicon on Insulator MOSFET Considering the Back-Gate Voltage Based on Time-Domain Components. Electronics 2022, 11, 4022. https://doi.org/10.3390/electronics11234022

AMA Style

Wang K, Zhang X, Li B, Li D, Zhao F, Bu J, Han Z. A Compact Model for Single-Event Transient in Fully Depleted Silicon on Insulator MOSFET Considering the Back-Gate Voltage Based on Time-Domain Components. Electronics. 2022; 11(23):4022. https://doi.org/10.3390/electronics11234022

Chicago/Turabian Style

Wang, Kewei, Xinyi Zhang, Bo Li, Duoli Li, Fazhan Zhao, Jianhui Bu, and Zhengsheng Han. 2022. "A Compact Model for Single-Event Transient in Fully Depleted Silicon on Insulator MOSFET Considering the Back-Gate Voltage Based on Time-Domain Components" Electronics 11, no. 23: 4022. https://doi.org/10.3390/electronics11234022

APA Style

Wang, K., Zhang, X., Li, B., Li, D., Zhao, F., Bu, J., & Han, Z. (2022). A Compact Model for Single-Event Transient in Fully Depleted Silicon on Insulator MOSFET Considering the Back-Gate Voltage Based on Time-Domain Components. Electronics, 11(23), 4022. https://doi.org/10.3390/electronics11234022

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop