Next Article in Journal
An Affordable Fast Early Warning System for Edge Computing in Assembly Line
Next Article in Special Issue
Influence of N2/O2 Partial Pressure Ratio during Channel Layer Deposition on the Temperature and Light Stability of a-InGaZnO TFTs
Previous Article in Journal
Cyber-Physical Attack Detection and Recovery Based on RNN in Automotive Brake Systems
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

All-Sputtering, High-Transparency, Good-Stability Coplanar Top-Gate Thin Film Transistors

1
Institute of Polymer Optoelectronic Materials and Devices, State Key Laboratory of Luminescent Materials and Devices, South China University of Technology, Guangzhou 510640, China
2
Visionox Technology Inc., Gu’an New Industry Demonstration Zone, Langfang 065500, China
3
State Key Laboratory of Pulp and Paper Engineering, South China University of Technology, Guangzhou 510640, China
*
Authors to whom correspondence should be addressed.
Appl. Sci. 2019, 9(1), 83; https://doi.org/10.3390/app9010083
Submission received: 4 November 2018 / Revised: 11 December 2018 / Accepted: 21 December 2018 / Published: 26 December 2018
(This article belongs to the Special Issue Oxide Thin Film Transistors)

Abstract

:
In this work, transparent, stable coplanar top-gate thin film transistors (TFTs) with an active layer of neodymium-doped indium oxide and zinc oxide (Nd-IZO) were successfully fabricated on a glass substrate by all sputtering processes. The devices with a post-annealing temperature of 400 °C exhibited good electrical performances with a saturation mobility (μsat) of 4.25 cm2·V−1·S−1, Ion/Ioff ratio about 106, Vth of −0.97 V and SS about 0.34 V/decade. Furthermore, the devices exhibited excellent negative and positive bias stability (NBS, PBS) of only a ΔVth shift of about −0.04 V and 0.05 V after 1 h, respectively. In addition, the devices showed high transparency about 96% over the visible-light region of 400–700 nm, which indicates a great potential in transparent displays.

1. Introduction

Amorphous oxide semiconductors (AOS) have attracted significant attention due to their superior advantages such as high mobility, high transparency, good uniformity and low processing temperature [1,2]. As an alternative material for amorphous silicon (a-Si) and low temperature poly silicon (LTPS), AOS faces potential application in active matrix (AM) flat-panel displays (FPDs) [3]. Although AOS has numerous promising properties in dark conditions (without illumination), its bias stress-induced instability is still a critical issue [4]. In general, TFTs for driving unit must keep stable over time as a minor Vth shift would change the brightness of an individual pixel and would cause display nonuniformity. Traditional bottom gate TFTs show a large Vth shift under bias due to a donor effect of charged chemisorbed H2O or O2 molecules in the back-channel region [5]. Therefore, a passivation layer is essential for preventing the active layer from experiencing the ambient impact [6]. However, top-gate structure TFTs have attracted lots of attention with the merits of being self-passivated and compatible with the AMOLED process [7,8]. Jeong et al. have reported top-gate InGaZnO thin film transistors with Al2O3 and Al2O3/SiNX gate dielectrics and found larger degradation in devices with a SiNX interfacial layer due to the trapped charge located at energetically shallower states [9]. Lin et al. have reported top-gate staggered IGZO TFTs by adopting the SiOX/SiNX bilayer gate-insulator stack, and finally integrated the devices into a working OLED panel [10]. Work by Fakhri et.al reported ozone based atomic layer deposition at low temperature for fabricating top-gate dielectric, and the resulting devices showed outstanding stability vs bias stress due to its self-encapsulation [11].
According to our previous study, bottom gate TFTs with Nd-IZO active layer on polyimide (PI) substrate were fabricated and it showed large Vth shifts under PBS/NBS [12]. As we know, sputtering technique is a convenient and efficient method for large area fabrication. Here we report an all sputtering way to fabricate high transparency, good stability top-gate metal oxide thin film transistors. The devices exhibited excellent negative/positive bias stability due to isolating with the atmosphere. But the negative/positive bias stability under illumination (NBIS, PBIS) still shifted −2.3 V and −0.78 V due to the trapping of the photogenerated holes in the gate insulator and/or at the insulator/channel interface. Moreover, the transparency exceeds 96% over the visible-light region of 400–700 nm, which indicates a great potential in transparent displays.

2. Experimental

The structure of all-sputtered TFTs is illustrated in Figure 1, in which the fabricated process is given as follows. First, a thickness of 30 nm SiO2 buffer layer was deposited on the pre-cleaned glass by radio frequency (RF) sputtering that isolates the H2O or O2 to penetrate the functional layers, which is critical to the sensitive channel layer as adsorbed H2O or O2 could induce electrical properties that are variational. Second, an active layer about 7 nm was deposited on SiO2 buffer layer with the condition of 5 mTorr, 80 W and O2/Ar ratio of about 5%. This was followed by an annealing process at 300 °C for 30 min in ambient for eliminating part of defects in the semiconductor. Then, the source/drain electrodes were prepared using an ITO target by DC sputtering. The channel length (L) and width (W) were 160 and 635 μm, respectively. Next, a 350-nm-thick Al2O3 layer was deposited by RF sputtering as an insulator layer. Subsequently, top-gate electrode was defined in the same way with S/D electrodes. All the layers were patterned by shadow masks and the sputtering conditions of functional layers were listed in Table 1. For reducing the plasma bombardment on the active layer [13], the devices were post-annealed at 200 °C, 300 °C and 400 °C for 1 h, respectively.
All the functional layers were deposited by using the physics vapor deposition equipment (Kurt Lesker). The electrical characteristics of TFTs were measured using a semiconductor parameter analyzer (Agilent 4155C) in ambient condition at room temperature. TEM with an energy dispersive X-ray spectrometer (EDS) was used to analyze the distribution of elements. The optical characteristics of fabricated devices were investigated by an Ultraviolet spectrophotometer (SHIMADZU UV2600, SHIMADZU, Tokyo, Japan).

3. Results and Discussion

Figure 2 exhibits the characteristics of corresponding TFTs after post-annealed at 400 °C. Figure 2a shows the ID-VD output curves of the coplanar top-gate TFTs, it exhibited good gate-control properties. But there is no gate control for the devices with no post-annealing or post-annealed at 200 °C and 300 °C as shown in Figure 3. This may be due to serious ion damage on the active layer when depositing the insulator layer and the damage could not yet be recovered at a lower annealing temperature. The transfer characteristics (ID-VG) of fabricated devices are given in Figure 2b. The transfer curves were measured with VG swept from negative to positive with negligible gate leakage (<10−10A as shown in the inset of Figure 2b). This enables a mobility of 4.25 cm2 V−1 s−1, on/off current ratio exceeds 106, Vth of −0.97 V and subthreshold swing (SS) about 0.34 V/decade. No obvious hysteresis was observed, which indicates less electron traps at the interfaces between active layer and dielectric [14], and the remarkably improved storage stability of the device.
Figure 4 shows BF STEM image together with the elemental distribution detected by EDS in the channel region of the coplanar top-gate Nd-IZO TFTs. The STEM result shows that the Nd-IZO film was continuous and compact sandwiched between the buffer layer and insulating layer, suggesting good thickness uniformity and no obvious intermixing between adjacent layers. It is known that clear interface and uniform thin films help devices to achieve high performance [15]. The small amount of Nd acted as a superior oxygen binder required to suppress the formation of oxygen vacancies and control the carrier concentration can be ascribed to its low electronegativity (~1.1) and stronger bonding strength of Nd-O (703 kJ/mol) [16,17].
The electrical stability of the coplanar top-gate TFTs was investigated by stressing a prolonged combined gate/drain bias on the device. The devices were stressed under the following conditions: VGS = ±20 V, VDS = 10 V and applied VGS = ±10 V, which was applied for 3600 s. Figure 5 shows electrical stability under NBS, PBS, NBIS and PBIS, respectively. The corresponding Vth is shown in Table 2, where the all sputtered coplanar top-gate TFTs exhibited a slight negative NBS shift and positive PBS shift. The Vth shift after 1 h under NBS and PBS was only −0.04 V and 0.05 V, respectively. This is remarkable for a TFT device. It is also noted that there was no significant degradation in saturation mobility and SS, indicating that no new defects were created when applying gate bias and self-passivated property could effectively prevent the semiconductor from ambience interaction, which is very critical for the stability of devices. The declined Ioff in NBS indicated that the devices tend to be more stable after negative bias was applied for one hour. However, once illumination was introduced, the transfer curves exhibited a −0.78 V shift after 1 h under positive VG stress with illumination. Moreover, larger negative shifts in Vth were observed under negative VG stress with illumination. The most plausible degradation mechanism of the Nd-IZO TFTs under NBIS conditions was suspected to be photogenerated holes being trapped at the gate insulator and/or insulator/channel interface, and there was no hole recombination with the redundant photogenerated electrons once the gate bias was withdrawn, finally resulting in a negative shift of Vth [18]. As reported by other groups, the NBIS could be improved by a high-pressure annealing process [19], long-time annealing process [20], ozone treatment [21] or by adding a buffer layer [22].
Figure 6a shows the time dependence of ΔVth for Nd-IZO TFTs under NBS, PBS, NBIS and PBIS at room temperature. It can be clearly seen that the NBS and PBS curves are approximately two straight lines. The NBIS and PBIS decline a lot from the original values. Figure 6b shows the transmittances of all sputtered coplanar top-gate TFTs of SiO2/Nd-IZO/ITO/Al2O3/ITO on glass substrate with different post-annealing temperatures. The transmittance increased with the increasing of the post-annealing temperature, which may due to the high annealing temperature prompting more transparency of ITO [23]. Moreover, the maximum transparency exceeded 96% under a wide visible light region, which indicates a great potential for transparent displays.

4. Conclusions

In summary, we have fabricated coplanar top-gate Nd-IZO TFTs using all sputtering processes. After 400 °C post-annealing for 1 h, the devices exhibited good electrical performance with a saturation mobility of 4.25 cm2·V−1·S−1, Ion/Ioff ratio about 106, Vth of −0.97 V and SS about 0.34 V/decade. In addition, the devices showed excellent PBS and NBS stability that are likely due to its self-encapsulation. But PBIS and NBIS instability is still a problem due to the photogenerated holes trapped in the gate insulator and/or at the insulator/channel interface. In addition, the devices showed high transparency of about 96% over the visible-light region of 400–700 nm, which perfectly fits the needs of transparent display.

Author Contributions

J.C., H.N., Q.L. and Z.F. designed the research; H.L. and J.C. performed the experiments; J.C. and Y.Z. analyzed the data; X.H., R.Y., J.P. and H.N. provided valuable discussions and suggestions; H.N., J.C. and R.T. wrote the paper.

Funding

National Key R&D Program of China: No.2016YFB0401504, National Natural Science Foundation of China: Grant.51771074, 51521002 and U1601651, National Key Basic Research and Development Program of China: Grant No.2015CB655004, Guangdong Natural Science Foundation: No.2016B090907001, 2016A040403037, 2016B090906002, 2017B090907016 and 2017A050503002, Guangzhou Science and Technology Project: 201804020033.

Acknowledgments

This work was supported by National Key R&D Program of China (No.2016YFB0401504), National Natural Science Foundation of China (Grant.51771074, 51521002 and U1601651), National Key Basic Research and Development Program of China (973 program, Grant No.2015CB655004) Founded by MOST, Guangdong Natural Science Foundation (No.2016A030313459 and 2017A030310028), Guangdong Science and Technology Project (No.2016B090907001, 2016A040403037, 2016B090906002, 2017B090907016 and 2017A050503002), Guangzhou Science and Technology Project (201804020033).

Conflicts of Interest

The authors declare no conflict of interest.

References

  1. Yu, X.; Marks, T.J.; Facchetti, A. Metal Oxides for Optoelectronic Applications. Nat. Mater. 2016, 15, 383–396. [Google Scholar] [CrossRef] [PubMed]
  2. Lee, S.; Nathan, A. Subthreshold Schottky-barrier Thin-Film Transistors with Ultralow Power and High Intrinsic Gain. Science 2016, 354, 302–304. [Google Scholar] [CrossRef] [PubMed]
  3. Lee, H.N.; Kyung, J.; Sung, M.C.; Kim, D.Y.; Sun, K.K.; Kim, S.J.; Chang, N.K.; Kim, H.G.; Kim, S.T. Oxide TFT with Multilayer Gate Insulator for Backplane of AMOLED Device. J. Soc. Inf. Disp. 2012, 16, 265–272. [Google Scholar] [CrossRef]
  4. Conley, J.F. Instabilities in Amorphous Oxide Semiconductor Thin-Film Transistors. IEEE Trans. Device Mater. Reliab. 2010, 10, 460–475. [Google Scholar] [CrossRef]
  5. Jung, H.; Kim, W.; Park, B.; Woo, W.J.; Oh, I.; Lee, S.J.; Kim, Y.C.; Myoung, J.; Gatineau, S.; Dussarrat, C.; et al. Enhanced Light Stability of InGaZnO Thin-Film Transistors by Atomic-Layer-Deposited Y2O3 with Ozone. ACS Appl. Mater. Interfaces 2018, 10, 2143–2150. [Google Scholar] [CrossRef] [PubMed]
  6. Hu, S.; Lu, K.; Ning, H.; Zheng, Z.; Zhang, H.; Fang, Z.; Yao, R.; Xu, M.; Wang, L.; Lan, L.; et al. High Mobility Amorphous Indium-Gallium-Zinc-Oxide Thin-Film Transistor by Aluminum Oxide Passivation Layer. IEEE Electron Device Lett. 2017, 38, 879–882. [Google Scholar] [CrossRef]
  7. Song, Y.; Xu, R.; He, J.; Siontas, S.; Zaslavsky, A.; Paine, D.C. Top-Gated Indium–Zinc–Oxide Thin-Film Transistors within Situ Al2O3/HfO2 Gate Oxide. IEEE Electron Device Lett. 2014, 35, 1251–1253. [Google Scholar] [CrossRef]
  8. Hsieh, H.; Wu, C.; Chien, C.; Chen, C.; Yang, C.; Wu, C. Influence of Channel-Deposition Conditions and Gate Insulators On Performance and Stability of Top-Gate IGZO Transparent Thin-Film Transistors. J. Soc. Inform. Display 2010, 18, 796. [Google Scholar] [CrossRef]
  9. Lee, J.; Cho, I.; Lee, J.; Cheong, W.; Hwang, C.; Kwon, H. Comparative Study of Electrical Instabilities in Top-Gate InGaZnO Thin Film Transistors with Al2O3 and Al2O3/SiNx Gate Dielectrics. Appl. Phys. Lett. 2009, 94, 222112. [Google Scholar] [CrossRef]
  10. Lin, C.; Chien, C.; Wu, C.; Hsieh, H.; Wu, C.; Yeh, Y.; Cheng, C.; Lai, C.; Yu, M. Top-Gate Staggered a-IGZO TFTs Adopting the Bilayer Gate Insulator for Driving AMOLED. IEEE Trans. Electron Devices 2012, 59, 1701–1708. [Google Scholar] [CrossRef]
  11. Fakhri, M.; Theisen, M.; Behrendt, A.; Görrn, P.; Riedl, T. Top-Gate Zinc Tin Oxide Thin-Film Transistors with High Bias and Environmental Stress Stability. Appl. Phys. Lett. 2014, 104, 251603. [Google Scholar] [CrossRef]
  12. Lu, K.; Yao, R.; Hu, S.; Liu, X.; Wei, J.; Wu, W.; Ning, H.; Xu, M.; Lan, L.; Peng, J. High-Performance and Flexible Neodymium- Doped Oxide Semiconductor Thin-Film Transistors with Copper Alloy Bottom-Gate Electrode. IEEE Electron Device Lett. 2018, 39, 839–842. [Google Scholar] [CrossRef]
  13. Park, J.; Kim, S.; Kim, C.; Kim, S.; Song, I.; Yin, H.; Kim, K.K.; Lee, S.; Hong, K.; Lee, J. High-Performance Amorphous Gallium Indium Zinc Oxide Thin-Film Transistors through N2O Plasma Passivation. Appl. Phys. Lett. 2008, 93, 733. [Google Scholar] [CrossRef]
  14. Lee, J.; Park, J.S.; Pyo, Y.S.; Dong, B.L.; Kim, E.H.; Stryakhilev, D.; Kim, T.W.; Jin, D.U.; Mo, Y.G. The Influence of the Gate Dielectrics on Threshold Voltage Instability in Amorphous Indium-Gallium-Zinc Oxide Thin Film Transistors. Appl. Phys. Lett. 2009, 95, 043509. [Google Scholar] [CrossRef]
  15. Kim, D.; Fu, Y.; Kim, S.; Lee, W.; Lee, K.H.; Chung, H.K.; Lee, H.J.; Yang, H.; Chae, H. Polyethyleneimine Ethoxylated-Mediated All-Solution-Processed High-Performance Flexible Inverted Quantum Dot-Light-Emitting Device. ACS Nano 2017, 11, 1982. [Google Scholar] [CrossRef] [PubMed]
  16. Lin, Z.; Lan, L.; Xiao, P.; Sun, S.; Li, Y.; Song, W.; Gao, P.; Peng, J. Studies on Ndx In1−XO3 Semiconducting Thin Films Prepared by Rf Magnetron Sputtering. Appl. Phys. Lett. 2014, 105, 142104. [Google Scholar] [CrossRef]
  17. Song, E.; Lan, L.; Xiao, P.; Lin, Z.; Sun, S.; Li, Y.; Song, W.; Gao, P.; Peng, J. Thin-Film Transistors with Neodymium-Incorporated Indium–Zinc-Oxide Semiconductors. IEEE Trans. Electron Devices 2016, 63, 1916–1920. [Google Scholar] [CrossRef]
  18. Park, J.S.; Maeng, W.; Kim, H.; Park, J. Review of Recent Developments in Amorphous Oxide Semiconductor Thin-Film Transistor Devices. Thin Solid Films 2012, 520, 1679–1693. [Google Scholar] [CrossRef]
  19. Son, K.S.; Park, J.S.; Kim, T.S.; Kim, H.S.; Seo, S.J.; Kim, S.J.; Seon, J.B.; Ji, K.H.; Jeong, J.K.; Ryu, M.K. Improvement of Photo-Induced Negative Bias Stability of Oxide Thin Film Transistors by Reducing the Density of Sub-Gap States Related to Oxygen Vacancies. Appl. Phys. Lett. 2013, 102, 710. [Google Scholar] [CrossRef]
  20. Chowdhury, M.D.H.; Um, J.G.; Jin, J. Remarkable Changes in Interface O Vacancy and Metal-Oxide Bonds in Amorphous Indium-Gallium-Zinc-Oxide Thin-Film Transistors by Long Time Annealing at 250 °C. Appl. Phys. Lett. 2014, 105, 2945. [Google Scholar] [CrossRef]
  21. Yang, B.S.; Park, S.; Oh, S.; Kim, Y.J.; Jeong, J.K.; Hwang, C.S.; Kim, H.J. Improvement of the Photo-Bias Stability of the Zn–Sn–O Field Effect Transistors by an Ozone Treatment. J. Mater. Chem. 2012, 22, 10994–10998. [Google Scholar] [CrossRef]
  22. Cho, B.; Lee, J.; Seo, H.; Jeon, H. Electrical Stability Enhancement of the Amorphous In-Ga-Zn-O Thin Film Transistor by Formation of Au Nanoparticles On the Back-Channel Surface. Appl. Phys. Lett. 2013, 102, 488. [Google Scholar] [CrossRef]
  23. Pei, Y.U.; Lin, L.; Zheng, W.; Qu, Y.; Huang, Z.; Lai, F. Effect of Passing Electric Current on the Electrical and Optical Properties of Ito Films in Air. Surf. Rev. Lett. 2009, 16, 887–893. [Google Scholar] [CrossRef]
Figure 1. The cross-sectional image of the all sputtered Nd:IZO TFT with coplanar top-gate configuration.
Figure 1. The cross-sectional image of the all sputtered Nd:IZO TFT with coplanar top-gate configuration.
Applsci 09 00083 g001
Figure 2. (a) Output characteristic curves (IDS-VDS) and (b) transfer characteristic curve (IDS-VGS) of manufactured coplanar top-gate Nd-IZO TFTs. VGS is varied from −20 to 20 V with VDS = 10.1 V, and the inset was the gate leakage current.
Figure 2. (a) Output characteristic curves (IDS-VDS) and (b) transfer characteristic curve (IDS-VGS) of manufactured coplanar top-gate Nd-IZO TFTs. VGS is varied from −20 to 20 V with VDS = 10.1 V, and the inset was the gate leakage current.
Applsci 09 00083 g002
Figure 3. Transfer characteristic curve (IDS-VGS) of manufactured coplanar top gate Nd-IZO TFTs under different post-annealing temperatures (a) without annealing, (b) 200 °C (c) 300 °C. VGS is varied from −20 to 20 V with VDS = 10.1 V.
Figure 3. Transfer characteristic curve (IDS-VGS) of manufactured coplanar top gate Nd-IZO TFTs under different post-annealing temperatures (a) without annealing, (b) 200 °C (c) 300 °C. VGS is varied from −20 to 20 V with VDS = 10.1 V.
Applsci 09 00083 g003
Figure 4. BF STEM image together with the elemental distribution (from left to right: Al, O, In, Zn, Nd, Si) detected by EDS.
Figure 4. BF STEM image together with the elemental distribution (from left to right: Al, O, In, Zn, Nd, Si) detected by EDS.
Applsci 09 00083 g004
Figure 5. Variations of the transfer curves under (a) negative bias stress, (b) negative bias stress under illumination, (c) positive bias stress, (d) positive bias stress under illumination. During the test, a positive gate bias (VG = 10 V, VDS = 10 V) and a negative gate bias (VG = −10 V, VDS = 10 V) was applied as an electrical stress for 1 h, respectively. Transfer curves were recorded every 15 min.
Figure 5. Variations of the transfer curves under (a) negative bias stress, (b) negative bias stress under illumination, (c) positive bias stress, (d) positive bias stress under illumination. During the test, a positive gate bias (VG = 10 V, VDS = 10 V) and a negative gate bias (VG = −10 V, VDS = 10 V) was applied as an electrical stress for 1 h, respectively. Transfer curves were recorded every 15 min.
Applsci 09 00083 g005
Figure 6. (a) Variations of Vth at the applied NBS time, NBIS time, PBS time and PBIS time, respectively. (b) Optical transmittance spectra of fabricated devices at different post-annealing temperature, no annealing, 200 °C, 300 °C, and 400 °C, respectively. The inset is the devices post annealed at 400 °C.
Figure 6. (a) Variations of Vth at the applied NBS time, NBIS time, PBS time and PBIS time, respectively. (b) Optical transmittance spectra of fabricated devices at different post-annealing temperature, no annealing, 200 °C, 300 °C, and 400 °C, respectively. The inset is the devices post annealed at 400 °C.
Applsci 09 00083 g006
Table 1. The detailed sputtering conditions of each functional layer.
Table 1. The detailed sputtering conditions of each functional layer.
LayerPressure (mTorr)Power (W)O2/Ar ratio (%)Time (s)Thickness (nm)
SiO21100090030
Nd-IZO58053007
ITO51000600140
Al2O31120012600350
ITO51000600140
Table 2. Summary of the Vth of the coplanar top-gate TFTs under various bias stress.
Table 2. Summary of the Vth of the coplanar top-gate TFTs under various bias stress.
Time (s)Vth (V) NBSVth (V) NBISVth(V) PBSVth (V) PBIS
Initial−0.03−1.81−0.06−0.52
900−0.06−3.21−0.03−0.81
1800−0.06−3.62−0.03−1.02
2700−0.07−3.88−0.02−1.17
3600−0.07−4.11−0.01−1.30

Share and Cite

MDPI and ACS Style

Chen, J.; Huang, X.; Li, Q.; Fang, Z.; Ning, H.; Tao, R.; Liang, H.; Zhou, Y.; Yao, R.; Peng, J. All-Sputtering, High-Transparency, Good-Stability Coplanar Top-Gate Thin Film Transistors. Appl. Sci. 2019, 9, 83. https://doi.org/10.3390/app9010083

AMA Style

Chen J, Huang X, Li Q, Fang Z, Ning H, Tao R, Liang H, Zhou Y, Yao R, Peng J. All-Sputtering, High-Transparency, Good-Stability Coplanar Top-Gate Thin Film Transistors. Applied Sciences. 2019; 9(1):83. https://doi.org/10.3390/app9010083

Chicago/Turabian Style

Chen, Jianqiu, Xiuqi Huang, Qunjie Li, Zhiqiang Fang, Honglong Ning, Ruiqiang Tao, Hongfu Liang, Yicong Zhou, Rihui Yao, and Junbiao Peng. 2019. "All-Sputtering, High-Transparency, Good-Stability Coplanar Top-Gate Thin Film Transistors" Applied Sciences 9, no. 1: 83. https://doi.org/10.3390/app9010083

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop