The Balancing Act in Ferroelectric Transistors: How Hard Can It Be?
MESA+ Institute for Nanotechnology, University of Twente, P.O. Box 217, 7500AE Enschede, The Netherlands
Received: 19 October 2018 / Revised: 31 October 2018 / Accepted: 5 November 2018 / Published: 7 November 2018
For some years now, the ever continuing dimensional scaling has no longer been considered to be sufficient for the realization of advanced CMOS devices. Alternative approaches, such as employing new materials and introducing new device architectures, appear to be the way to go forward. A currently hot approach is to employ ferroelectric materials for obtaining a positive feedback in the gate control of a switch. This work elaborates on two device architectures based on this approach: the negative-capacitance and the piezoelectric field-effect transistor, i.e., the NC-FET (negative-capacitance field-effect transistor), respectively
-FET. It briefly describes their operation principle and compares those based on earlier reports. For optimal performance, the adopted ferroelectric material in the NC-FET should have a relatively wide polarization-field loop (i.e., “hard” ferroelectric material). Its optimal remnant polarization depends on the NC-FET architecture, although there is some consensus in having a low value for that (e.g., HZO (Hafnium-Zirconate)).
-FET is the piezoelectric coefficient, hence its polarization-field loop should be as high as possible (e.g., PZT (lead-zirconate-titanate)). In summary, literature reports indicate that the NC-FET shows better performance in terms of subthreshold swing and on-current. However, since its operation principle is based on a relatively large change in polarization the maximum speed, unlike in a
-FET, forms a big issue. Therefore, for future low-power CMOS, a hybrid solution is proposed comprising both device architectures on a chip where hard ferroelectric materials with a high piezocoefficient are used.
This is an open access article distributed under the Creative Commons Attribution License
which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).
Share & Cite This Article
MDPI and ACS Style
Hueting, R.J.E. The Balancing Act in Ferroelectric Transistors: How Hard Can It Be? Micromachines 2018, 9, 582.
Hueting RJE. The Balancing Act in Ferroelectric Transistors: How Hard Can It Be? Micromachines. 2018; 9(11):582.
Hueting, Raymond J.E. 2018. "The Balancing Act in Ferroelectric Transistors: How Hard Can It Be?" Micromachines 9, no. 11: 582.
Show more citation formats
Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.
[Return to top]
For more information on the journal statistics, click here
Multiple requests from the same IP address are counted as one view.