Sign in to use this feature.

Years

Between: -

Subjects

remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline

Journals

Article Types

Countries / Regions

Search Results (49)

Search Parameters:
Keywords = selective voltage harmonic elimination

Order results
Result details
Results per page
Select all
Export citation of selected articles as:
47 pages, 3190 KB  
Article
THDv Reduction in Multilevel Three-Phase Inverters Using the SHE-PWM Technique with a Hybrid Optimization Algorithm
by Miguel Ayala, Luis Tipán, Manuel Jaramillo and Cristian Cuji
Energies 2025, 18(16), 4292; https://doi.org/10.3390/en18164292 - 12 Aug 2025
Viewed by 346
Abstract
The following article aims to implement a hybrid modulation methodology based on the Selective Harmonic Elimination Pulse Width Modulation (SHE-PWM) technique to work with the fundamental frequency of the system and find the optimal firing angles using the PSO optimization algorithm, capable of [...] Read more.
The following article aims to implement a hybrid modulation methodology based on the Selective Harmonic Elimination Pulse Width Modulation (SHE-PWM) technique to work with the fundamental frequency of the system and find the optimal firing angles using the PSO optimization algorithm, capable of reducing the voltage THDv present in the output signals of three-phase multilevel inverters. To develop this approach, three case studies are proposed, developed in MATLAB/Simulink software, which feature three-phase inverters with five, seven, and nine levels, respectively, of the CHB topology. The impact of adequate modulation is assessed, resulting in a voltage output signal with reduced distortion. The national regulation ARCERNNR 002/20 will be used as a reference point to evaluate the results before and after implementing the methodology. It was verified that the developed methodology can effectively eliminate the selected harmonics, especially those of lower order (3rd, 5th, 7th, 9th, 11th, 13th, and 15th), achieving an improvement of up to 17.93% in the voltage THDv concerning the standard S-PWM modulation present in the CHB-MLI. Full article
(This article belongs to the Section F3: Power Electronics)
Show Figures

Figure 1

18 pages, 7477 KB  
Article
A Three-Layer Sequential Model Predictive Current Control for NNPC Four-Level Inverters with Low Common-Mode Voltage
by Liyu Dai, Wujie Chao, Chaoping Deng, Junwei Huang, Yihan Wang, Minxin Lin and Tao Jin
Electronics 2025, 14(14), 2910; https://doi.org/10.3390/electronics14142910 - 21 Jul 2025
Viewed by 379
Abstract
The four-level nested neutral point clamped (4L-NNPC) inverter has recently become a promising solution for renewable energy generation, e.g., wind and photovoltaic power. The NNPC inverter can stabilize the flying capacitor (FC) voltages of each bridge through redundant switch states (RSSs). This paper [...] Read more.
The four-level nested neutral point clamped (4L-NNPC) inverter has recently become a promising solution for renewable energy generation, e.g., wind and photovoltaic power. The NNPC inverter can stabilize the flying capacitor (FC) voltages of each bridge through redundant switch states (RSSs). This paper presents an improved three-layer sequential model predictive control (3LS-MPC) method for 4L-NNPCs. This method eliminates weighting factors and removes the switch states that generate high common-mode voltage (CMV). Before selecting the optimal vector, we disable certain switch states which affect the FC voltages, continuing to deviate from the desired value. Then, adopting a two-stage optimal vector selection method, we select the optimal sector based on six specific vectors and choose the optimal vector from the seven vectors in the optimal sector. The feasibility of this method was verified in Matlab/Simulink and the prototype. The experimental results show that compared with classical FCS-MPC, the proposed 3LS-MPC method reduces the common-mode voltage and has better harmonic quality and more stable FCs voltages. Full article
Show Figures

Figure 1

18 pages, 2025 KB  
Article
Optimized Submodule Capacitor Ripple Voltage Suppression of an MMC-Based Power Electronic Transformer
by Jinmu Lai, Zijian Wu, Xianyi Jia, Yaoqiang Wang, Yongxiang Liu and Xinbing Zhu
Electronics 2025, 14(12), 2385; https://doi.org/10.3390/electronics14122385 - 11 Jun 2025
Viewed by 423
Abstract
Modular multilevel converter (MMC)-based power electronic transformers (PETs) present a promising solution for connecting AC/DC microgrids to facilitate renewable energy access. However, the capacitor ripple voltage in MMC-based PET submodules hinders volume optimization and power density enhancement, significantly limiting their application in distribution [...] Read more.
Modular multilevel converter (MMC)-based power electronic transformers (PETs) present a promising solution for connecting AC/DC microgrids to facilitate renewable energy access. However, the capacitor ripple voltage in MMC-based PET submodules hinders volume optimization and power density enhancement, significantly limiting their application in distribution networks. To address this issue, this study introduces an optimized method for suppressing the submodule capacitor ripple voltage in MMC-based PET systems under normal and grid fault conditions. First, an MMC–PET topology featuring upper and lower arm coupling is proposed. Subsequently, a double-frequency circulating current injection strategy is incorporated on the MMC side to eliminate the double-frequency ripple voltage of the submodule capacitor. Furthermore, a phase-shifting control strategy is applied in the isolation stage of the dual-active bridge (DAB) to transfer the submodule capacitor selective ripple voltages to the isolation stage coupling link, effectively eliminating the fundamental frequency ripple voltage. The optimized approach successfully suppresses capacitor ripples without increasing current stress on the isolated-stage DAB switches, even under grid fault conditions, which are not addressed by existing ripple suppression methods, thereby reducing device size and cost while ensuring reliable operation. Specifically, the peak-to-peak submodule capacitor ripple voltage is reduced from 232 V to 10 V, and the peak current of the isolation-stage secondary-side switch is limited to ±90 A. The second harmonic ripple voltage on the LVDC bus can be decreased from ±5 V to ±1 V with the proposed method under the asymmetric grid voltage condition. Subsequently, a system simulation model is developed in MATLAB/Simulink. The simulation results validated the accuracy of the theoretical analysis and demonstrated the effectiveness of the proposed method. Full article
Show Figures

Figure 1

36 pages, 28072 KB  
Article
Four-Wire Three-Level NPC Shunt Active Power Filter Using Model Predictive Control Based on the Grid-Tied PV System for Power Quality Enhancement
by Zoubida Amrani, Abdelkader Beladel, Abdellah Kouzou, Jose Rodriguez and Mohamed Abdelrahem
Energies 2024, 17(15), 3822; https://doi.org/10.3390/en17153822 - 2 Aug 2024
Cited by 2 | Viewed by 1844
Abstract
The primary objective of this paper focuses on developing a control approach to improve the operational performance of a three-level neutral point clamped (3LNPC) shunt active power filter (SAPF) within a grid-tied PV system configuration. Indeed, this developed control approach, based on the [...] Read more.
The primary objective of this paper focuses on developing a control approach to improve the operational performance of a three-level neutral point clamped (3LNPC) shunt active power filter (SAPF) within a grid-tied PV system configuration. Indeed, this developed control approach, based on the used 3LNPC-SAPF topology, aims to ensure the seamless integration of a photovoltaic system into the three-phase four-wire grid while effectively mitigating grid harmonics, grid current unbalance, ensuring grid unit power factor by compensating the load reactive power, and allowing power sharing with the grid in case of an excess of generated power from the PV system, leading to overall high power quality at the grid side. This developed approach is based initially on the application of the four-wire instantaneous p-q theory for the identification of the reference currents that have to be injected by the 3LNPC-SAPF in the grid point of common coupling (PCC). Whereas, the 3LNPC is controlled based on using the finite control set model predictive control (FCS-MPC), which can be accomplished by determining the convenient set of switch states leading to the voltage vector, which is the most suitable to ensure the minimization of the selected cost function. Furthermore, the used topology requires a constant DC-link voltage and balanced split-capacitor voltages at the input side of the 3LNPN. Hence, the cost function is adjusted by the addition of another term with a selected weighting factor related to these voltages to ensure their precise control following the required reference values. However, due to the random changes in solar irradiance and, furthermore, to ensure efficient operation of the proposed topology, the PV system is connected to the 3LNPN-SAPF via a DC/DC boost converter to ensure the stability of the 3LNPN input voltage within the reference value, which is achieved in this paper based on the use of the maximum power point tracking (MPPT) technique. For the validation of the proposed control technique and the functionality of the used topology, a set of simulations has been presented and investigated in this paper following different irradiance profile scenarios such as a constant irradiance profile and a variables irradiance profile where the main aim is to prove the effectiveness and flexibility of the proposed approach under variable irradiance conditions. The obtained results based on the simulations carried out in this study demonstrate that the proposed control approach with the used topology under different loads such as linear, non-linear, and unbalanced can effectively reduce the harmonics, eliminating the unbalance in the currents and compensating for the reactive component contained in the grid side. The obtained results prove also that the proposed control ensures a consistent flow of power based on the sharing principle between the grid and the PV system as well as enabling the efficient satisfaction of the load demand. It can be said that the proposal presented in this paper has been proven to have many dominant features such as the ability to accurately estimate the power sharing between the grid and the PV system for ensuring the harmonics elimination, the reactive power compensation, and the elimination of the neutral current based on the zero-sequence component compensation, even under variable irradiance conditions. This feature makes the used topology and the developed control a valuable tool for power quality improvement and grid stability enhancement with low cost and under clean energy. Full article
(This article belongs to the Section A2: Solar Energy and Photovoltaic Systems)
Show Figures

Figure 1

18 pages, 1459 KB  
Article
Common-Mode Voltage Suppression of a Five-Level Converter Based on Multimode Characteristics of Selective Harmonic Elimination PWM
by Chuanchuan Luo and Bo Guan
Electronics 2024, 13(2), 408; https://doi.org/10.3390/electronics13020408 - 18 Jan 2024
Cited by 3 | Viewed by 1702
Abstract
The combination of five-level converters with selective harmonic elimination pulse-width modulation (SHEPWM) is a practical need in medium-voltage, high-power applications. However, how to suppress the common-mode voltage (CMV) in this case becomes a difficult problem. Although CMV suppression under high switching frequency (SF) [...] Read more.
The combination of five-level converters with selective harmonic elimination pulse-width modulation (SHEPWM) is a practical need in medium-voltage, high-power applications. However, how to suppress the common-mode voltage (CMV) in this case becomes a difficult problem. Although CMV suppression under high switching frequency (SF) modulations and three-level SHEPWM has been discussed in many studies, these methods are not applicable to five-level SHEPWM. This is partly because the zero-sequence voltage under SHEPWM is difficult to adjust and partly because the solution spaces of three- and five-level SHEPWM are completely different. Moreover, conventional CMV suppression in three-level SHEPWM must sacrifice the switching angles to control the zero-sequence voltage, which makes the equivalent SF increase. Therefore, in this article, we propose a novel CMV suppression method that effectively utilizes the multimode characteristics of five-level SHEPWM. Multimode characteristics refers to the output waveform containing different levels of jump patterns. Therefore, there are a large number of switching angle trajectories in five-level SHEPWM, which outputs the same fundamental voltage with different CMVs. The proposed method uses the special multimode characteristics to reduce the CMV without sacrificing the switching angles. Its effectiveness and feasibility are verified by experiments. Full article
(This article belongs to the Section Power Electronics)
Show Figures

Figure 1

13 pages, 4658 KB  
Article
DSVM-Based Model-Free Predictive Current Control of an Induction Motor
by Md Asif Hussain, Ananda Shankar Hati, Prasun Chakrabarti, Bui Thanh Hung, Vadim Bolshev and Vladimir Panchenko
Energies 2023, 16(15), 5657; https://doi.org/10.3390/en16155657 - 27 Jul 2023
Cited by 5 | Viewed by 1715
Abstract
Classical model-free predictive current control (MFPCC) is a robust control technique for a two-level inverter-fed induction-motor drive, with advantages that consist of a simple concept, rapid response, simple implementation, and excellent performance. However, the classic finite-control-set MFPCC still exhibits a significant current ripple. [...] Read more.
Classical model-free predictive current control (MFPCC) is a robust control technique for a two-level inverter-fed induction-motor drive, with advantages that consist of a simple concept, rapid response, simple implementation, and excellent performance. However, the classic finite-control-set MFPCC still exhibits a significant current ripple. This article presents a method to enhance performance using a combination of model-free predictive current control (MFPCC) and discrete-space vector modulation (DSVM). The MFPCC employs an ultralocal model with an extended-state observer (ESO) that does not consider motor parameters, therefore improving the control system’s reliability by eliminating the parameter dependency. The proposed method integrates DSVM, which divides a single sample period into N equal intervals and generates virtual vectors to reduce stator current ripple. It achieves the minimum cost-function value across the entire operating range of the induction-motor (IM) drive by selecting the optimal vector from a limited set of permissible voltage vectors. Using DSVM effectively reduces the total harmonic distortion (THD) without any detrimental effects during transients or steady states. Experimental studies validate the effectiveness and superiority of the suggested technique over the Finite-Control-Set (FCS) MFPCC, which only considers real voltage vectors in its computations. Full article
(This article belongs to the Special Issue Advanced Motor Technology and Application)
Show Figures

Figure 1

16 pages, 5722 KB  
Article
Study of Behavior of Voltage and Current Spectra of Three-Level Neutral Point Clamped Converter at Selected Harmonic Elimination Programmed Pulse Pattern Pulse-Width Modulation
by Aleksandr S. Maklakov and Ivan N. Erdakov
Energies 2023, 16(13), 5183; https://doi.org/10.3390/en16135183 - 5 Jul 2023
Cited by 10 | Viewed by 4814
Abstract
The issue of converted voltage distortion by high-power converters at pulse-width modulation (PWM) with a low switching frequency of semiconductor modules is still relevant. Currently, the Programmed Pulse Pattern PWM (PPWM) technique is used extensively that allows pre-eliminating the selected harmonics from the [...] Read more.
The issue of converted voltage distortion by high-power converters at pulse-width modulation (PWM) with a low switching frequency of semiconductor modules is still relevant. Currently, the Programmed Pulse Pattern PWM (PPWM) technique is used extensively that allows pre-eliminating the selected harmonics from the converter’s voltage and current spectrum or reducing them to meet the voltage quality standard requirements. A review of scientific publications has shown the insufficiency of available studies on defining and estimating the impact of powerful converters with PPWM. The problem of defining the amplitudes of higher harmonics generated by a converter with PPWM, which are the main cause of electronic equipment failures at the common grid connection point, is particularly relevant. This study considers the behavior of the NPC converter voltage and current spectra at PPWM with the selected harmonic elimination (SHE) for three-level (3L) voltage waveforms. The behavior of up to the 50th non-eliminated harmonics in the NPC converter voltage and current spectra is first shown for a modulation factor changing within 0–1.15 at the pitch of 0.01 for six different SHE PPWM: no. 1–5 and 7; no. 2–5, 7, 11, and 13; no. 3–5, 7, 11, 13, 17, and 19; no. 4–5, 7, 11, 13, 17, 19, 23, and 25; no. 5–5, 7, 11, 13, 17, 19, 23, 25; 29, and 31; no. 6–5, 7, 11, 13, 17, 19, 23, 25, 29, 31, 35, and 37. The concept proposed herein allows measuring the current consumed amplitudes of NPC converter with SHE PPWM at the low average error of about 6%. The adequacy of the approach used herein to determine the current harmonic amplitudes has been experimentally verified with laboratory equipment. The results are consistent with engineering accuracy. The research work is promising for further study and estimation of the impact of the NPC converter SHE PPWM for more complex multi-pulse grid connection circuits and resonance phenomena. Full article
(This article belongs to the Section F3: Power Electronics)
Show Figures

Figure 1

22 pages, 9678 KB  
Article
Reduced Device Count for Self Balancing Switched-Capacitor Multilevel Inverter Integration with Renewable Energy Source
by Yatindra Gopal, Yarrem Narasimhulu Vijaya Kumar, Akanksha Kumari, Om Prakash, Subrata Chowdhury and Abdullah A. Almehizia
Sustainability 2023, 15(10), 8000; https://doi.org/10.3390/su15108000 - 14 May 2023
Cited by 15 | Viewed by 2316
Abstract
In this study, a new switched-capacitor-based seven-level inverter topology with a photovoltaic system is presented. The proposed topology requires a smaller number of devices and has the ability to self-balance the voltage across the capacitor. The proposed topology configuration is simple and has [...] Read more.
In this study, a new switched-capacitor-based seven-level inverter topology with a photovoltaic system is presented. The proposed topology requires a smaller number of devices and has the ability to self-balance the voltage across the capacitor. The proposed topology configuration is simple and has the ability to extend to higher levels of voltage. This multilevel inverter topology is suitable for low- and medium-voltage applications with photovoltaic (PV) system integration. To improve the PV system efficiency as an input of a DC–DC boost converter, a Fuzzy logic-based maximum power point controller technique is used. A PV system with a DC–DC boost converter integrates with the proposed seven-level inverter topology. The anti-predatory particle swarm optimization (APSO) technique is used to solve the non-linear transduction equations of the seven-level PV switched-capacitor-based multilevel inverter (7L−PV−SCMLI) topology. The proposed APSO is described to minimize the harmonics in the multilevel inverter (MLIs), which is a complex optimization problem involving a non-linear transcendental equation. Furthermore, APSO can be applied in order to solve non-linear transcendental equations for all symmetrical and asymmetrical MLIs that have equal and non-equal DC sources. The APSO-based selected harmonic elimination (SHE) technique obtained the best switching angle value, and the optimized obtained switching angles reduced the total harmonic distortion (THD) of 7L−PV−SCMLI. Full article
Show Figures

Figure 1

26 pages, 6770 KB  
Article
Investigation of Recent Metaheuristics Based Selective Harmonic Elimination Problem for Different Levels of Multilevel Inverters
by Satılmış Ürgün, Halil Yiğit and Seyedali Mirjalili
Electronics 2023, 12(4), 1058; https://doi.org/10.3390/electronics12041058 - 20 Feb 2023
Cited by 19 | Viewed by 3209
Abstract
Multilevel inverters (MLI) are popular in high-power applications. MLIs are generally configured to have switches reduced by switching techniques that eliminate low-order harmonics. The selective harmonic elimination (SHE) method, which significantly reduces the number of switching, determines the optimal switching moments to obtain [...] Read more.
Multilevel inverters (MLI) are popular in high-power applications. MLIs are generally configured to have switches reduced by switching techniques that eliminate low-order harmonics. The selective harmonic elimination (SHE) method, which significantly reduces the number of switching, determines the optimal switching moments to obtain the desired output voltage and eliminates the desired harmonic components. To solve the SHE problem, classical methods are primarily employed. The disadvantages of such methods are the high probability of trapping in locally optimal solutions and their dependence on initial controlling parameters. One solution to overcome this problem is the use of metaheuristic algorithms. In this study, firstly, 22 metaheuristic algorithms with different sources of inspiration were used to solve the SHE problem at different levels of MLIs, and their performances were extensively analyzed. To reveal the method that offers the best solution, these algorithms were first applied to an 11-level MLI circuit, and six methods were determined as a result of the performance analysis. As a result of the evaluation, the outstanding methods were SPBO, BMO, GA, GWO, MFO, and SPSA. As a result of the application of superior methods to 7-, 11-, 15-, and 19-level MLIs according to the IEEE 519—2014 standard, it has been shown that BMO outperforms in 7-level MLI, GA in 11-level MLI, and SPBO in 15- and 19-level MLIs in terms of THD, while in terms of output voltage quality, GA in 7-level MLI, BMO in 11-level MLI, GA and SPSA in 15-level MLI, and SPSA in 19-level MLI come forward. Full article
Show Figures

Figure 1

21 pages, 3918 KB  
Article
An Efficacious Modulation Gambit Using Fewer Switches in a Multilevel Inverter
by Sathyavani Bandela, Tara Kalyani Sandipamu, Hari Priya Vemuganti, Shriram S. Rangarajan, E. Randolph Collins and Tomonobu Senjyu
Sustainability 2023, 15(4), 3326; https://doi.org/10.3390/su15043326 - 11 Feb 2023
Viewed by 1587
Abstract
Since multicarrier based modulation techniques are simple to implement and can be used to control inverters at any level, they are frequently employed in modern multilevel inverters in high or medium power applications. When considering the many multi-carrier modulation techniques available, level-shifted pulse-width [...] Read more.
Since multicarrier based modulation techniques are simple to implement and can be used to control inverters at any level, they are frequently employed in modern multilevel inverters in high or medium power applications. When considering the many multi-carrier modulation techniques available, level-shifted pulse-width modulation (LSPWM) is often chosen for its superior harmonic performance. However, this traditional LSPWM method is not suitable for controlling newly proposed reduced switch count (RSC) MLI topologies. The research work in this paper seeks to elucidate the reasons why conventional LSPWM is ineffective in controlling RSC MLI topologies, and proposes a generalized LSPWM system based on logical expressions. The proposed method can be utilized with symmetrical and asymmetrical RSC MLIs, and can be extended to an arbitrary number of levels. The merit of the proposed method for controlling any RSC configuration with satisfactory line-voltage THD (≈1.8%) performance (identical to conventional LSPWM) was evaluated using multiple 13-level asymmetrical RSC-MLI topologies. A MATLAB model was developed and then subjected to simulation and real-world testing to prove the effectiveness of the proposed modulation strategy. Full article
Show Figures

Figure 1

17 pages, 12823 KB  
Article
Enhancing the Filtering Capability and the Dynamic Performance of a Third-Order Phase-Locked Loop under Distorted Grid Conditions
by Issam A. Smadi, Hanady A. Kreashan and Ibrahem E. Atawi
Energies 2023, 16(3), 1472; https://doi.org/10.3390/en16031472 - 2 Feb 2023
Cited by 8 | Viewed by 2961
Abstract
This work proposes a structural enhancement and a new technique to design the loop filter (LF) of a third-order phase-locked loop (PLL) to enhance the PLL dynamic performance under abnormal grid conditions. The proposed PLL combines a moving average filter (MAF) and an [...] Read more.
This work proposes a structural enhancement and a new technique to design the loop filter (LF) of a third-order phase-locked loop (PLL) to enhance the PLL dynamic performance under abnormal grid conditions. The proposed PLL combines a moving average filter (MAF) and an arbitrarily delayed signal cancelation (ADSC) for structural enhancement to achieve DC-offset rejection and harmonics elimination. The window length of the MAF is selected to be one-sixth of the fundamental grid period to remove non-triple odd harmonics and speed up the PLL dynamic response. The triple harmonics are eliminated, adopting the line-to-line voltage concept, while the ADSC operator rejects the DC offset. The LF design is based on a modified third-order polynomial tuned using stochastic optimization to minimize the settling time of the frequency deviation, offering better dynamic performance over the symmetrical optimum method (SOM) and achieving synchronization within one grid cycle. The PLL mathematical model, small-signal model, and LF design based on the modified polynomial are discussed. Finally, the proposed PLL performance is verified numerically and experimentally with comparisons with other PLLs to demonstrate the effectiveness of the proposed work. Full article
Show Figures

Figure 1

14 pages, 8174 KB  
Article
Development of an Enhanced Selective Harmonic Elimination for a Single-Phase Multilevel Inverter with Staircase Modulation
by Govind S., Anilkumar Chappa, K. Dhananjay Rao, Subhojit Dawn and Taha Selim Ustun
Electronics 2022, 11(23), 3902; https://doi.org/10.3390/electronics11233902 - 25 Nov 2022
Cited by 7 | Viewed by 2498
Abstract
A low device switching frequency is recommended for the operation of multilevel inverters (MLIs) to achieve reduced switching losses. Selective harmonic elimination (SHE) and total harmonic distortion (THD) minimization are the two primary switching angle estimation methodologies for low-frequency modulation control. In this [...] Read more.
A low device switching frequency is recommended for the operation of multilevel inverters (MLIs) to achieve reduced switching losses. Selective harmonic elimination (SHE) and total harmonic distortion (THD) minimization are the two primary switching angle estimation methodologies for low-frequency modulation control. In this regard, a new generalized condition has been developed in this paper for the SHE technique. This original condition will give an output voltage with improved THD in comparison to the conventional SHE technique, while achieving its primary objective of eliminating the specific harmonic content from the output voltage. The proposed condition has been formulated by estimating the error associated with the staircase waveform and the desired sinusoidal output at the fundamental frequency. An infinite harmonic count has been considered for the evaluation of the quality of output, to obtain an accurate THD value without any underestimation. The proposed technique is analyzed, and its critical features are studied in Simulink. The effectiveness of the present work has been also validated by the experimental results. Full article
Show Figures

Figure 1

24 pages, 5895 KB  
Review
Single Phase T-Type Multilevel Inverters for Renewable Energy Systems, Topology, Modulation, and Control Techniques: A Review
by Mustafa F. Mohammed and Mohammed A. Qasim
Energies 2022, 15(22), 8720; https://doi.org/10.3390/en15228720 - 20 Nov 2022
Cited by 17 | Viewed by 5551
Abstract
Multilevel inverters (MLI) consist of a wide range of power converters. They have many designs and have been introduced with different circuit topologies such as neutral point clamped, diode clamped, cascaded H-bridges, and flying capacitors. Some of these MLIs have disadvantages, including design [...] Read more.
Multilevel inverters (MLI) consist of a wide range of power converters. They have many designs and have been introduced with different circuit topologies such as neutral point clamped, diode clamped, cascaded H-bridges, and flying capacitors. Some of these MLIs have disadvantages, including design complexity, size, and losses due to the large number of switching devices required when they produce many output voltage levels. They are also bulky in size and may require several DC power sources. This paper presents a review of the various topologies of single-phase T-Type MLIs (T-MLIs). These MLIs are used to convert DC power from renewable energy sources (RES)” into AC with a near-sine waveform and low total harmonic distortion (THD). Simple and complex MLI designs are discussed. The major types of modulation techniques are discussed, including sinusoidal pulse width modulation (SPWM), selective harmonic elimination (SHE), and preprogrammed PWM. Various methods of output voltage control are taken into consideration as well. The aim of this comprehensive survey is to identify T-MLIs for researchers and those interested in the power conversion field, as well as to discuss the many topologies, identifying designs with superior characteristics that can be efficiently implemented with RESs to obtain better AC voltage with enhanced power quality. Full article
Show Figures

Figure 1

18 pages, 9030 KB  
Article
Electromagnetic Field Optimization Based Selective Harmonic Elimination in a Cascaded Symmetric H-Bridge Inverter
by Shafiq Ahmad
Energies 2022, 15(20), 7682; https://doi.org/10.3390/en15207682 - 18 Oct 2022
Cited by 10 | Viewed by 2075
Abstract
Multilevel inverters (MLIs), both symmetrical and asymmetrical, have shown to be useful in a number of applications. Continuous improvements in output voltage waveform control and converter size reduction have made this practicable. The output voltage is managed using a low frequency modulation technique [...] Read more.
Multilevel inverters (MLIs), both symmetrical and asymmetrical, have shown to be useful in a number of applications. Continuous improvements in output voltage waveform control and converter size reduction have made this practicable. The output voltage is managed using a low frequency modulation technique called selective harmonic elimination. This paper investigates an unique selective harmonic elimination (SHE) control that uses electromagnetic field optimization (EFO). The major features of the EFO guarantee that the targeted harmonics are removed via computation of the ideal angles, such as its easier compilation procedure and capacity for single-stage local and global searches. Additionally, a comparison with well-known algorithms namely Genetic Algorithm and Differential Evolution in accessing performance based on Total Harmonic Distortion demonstrates the EFO’s competence. The suggested algorithm’s performance has been tested using a symmetric cascaded H-Bridge MLI structure. In the MATLAB/Simulink environment, simulation analysis is performed, validating the viability of the created system. To further show the effectiveness of the suggested approach, experimental testing using low switching frequency control methods has been carried out in a dynamic setting. Full article
Show Figures

Figure 1

20 pages, 8518 KB  
Article
Reptile Search Algorithm (RSA)-Based Selective Harmonic Elimination Technique in Packed E-Cell (PEC-9) Inverter
by Rashid Ahmed Khan, Bushra Sabir, Adil Sarwar, Hwa-Dong Liu and Chang-Hua Lin
Processes 2022, 10(8), 1615; https://doi.org/10.3390/pr10081615 - 16 Aug 2022
Cited by 14 | Viewed by 3398
Abstract
The multilevel inverters (MLIs) are capable of handling large quantities of power and generating high-quality output voltages. Consequently, the size of the filters is reduced, and the circuitry is simplified. As a result, they have a diverse range of uses in the industrial [...] Read more.
The multilevel inverters (MLIs) are capable of handling large quantities of power and generating high-quality output voltages. Consequently, the size of the filters is reduced, and the circuitry is simplified. As a result, they have a diverse range of uses in the industrial sector, especially in smart grids. The input voltage boosting feature is required to utilize the MLI with renewable energy. In addition, a large number of components are required to attain higher output voltage levels, which increases the cost of the circuit and weight. A variety of MLI topologies have been identified to reduce losses, device quantity, and device ratings. The selective harmonic elimination (SHE) approaches reduce distinct lower order harmonics by computing the ideal switching angles. This research presents a nine–level Packed E–Cell (PEC–9) inverter that uses selective harmonic elimination to eliminate total harmonic distortion. In order to calculate the best switching angle, the reptile search algorithm (RSA) is implemented in this paper, a nature–inspired metaheuristic algorithm inspired by the hunting behavior of the crocodile. The hunting behavior of crocodiles is implemented in two main steps: the first is encircling, which is accomplished by belly walking or high walking, and the second is hunting, which is accomplished by hunting cooperation or hunting coordination. In this technique, nonlinear transcendental equations have been solved. The simulation was run in the MATLAB R2021b software environment. The simulation results suggest that the RSA outperforms the other metaheuristic algorithms. Furthermore, the simulation result was validated on a hardware setup using DSP–TMS320F28379D in the laboratory. Full article
Show Figures

Figure 1

Back to TopTop