Sign in to use this feature.

Years

Between: -

Subjects

remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline

Journals

Article Types

Countries / Regions

Search Results (15)

Search Parameters:
Keywords = IEEE 1588

Order results
Result details
Results per page
Select all
Export citation of selected articles as:
26 pages, 12628 KiB  
Article
A Fuzzy-PI Clock Servo with Window Filter for Compensating Queue-Induced Delay Asymmetry in IEEE 1588 Networks
by Yifeng Zhang, Haotian Li, Shixuan Wang and Feifan Chen
Sensors 2024, 24(7), 2369; https://doi.org/10.3390/s24072369 - 8 Apr 2024
Viewed by 1488
Abstract
Clock synchronization is one of the popular research topics in Distributed Measurement and Control Systems (DMCSs). In most industrial fields, such as Smart Grid and Flight Test, the highest requirement for synchronization accuracy is 1 μs. IEEE 1588 Precision Time Protocol-2008 (PTPv2) can [...] Read more.
Clock synchronization is one of the popular research topics in Distributed Measurement and Control Systems (DMCSs). In most industrial fields, such as Smart Grid and Flight Test, the highest requirement for synchronization accuracy is 1 μs. IEEE 1588 Precision Time Protocol-2008 (PTPv2) can theoretically achieve sub-microsecond accuracy, but it relies on the assumption that the forward and backward delays of PTP packets are symmetrical. In practice, PTP packets will experience random queue delays in switches, making the above assumption challenging to satisfy and causing poor synchronization accuracy. Although using switches supporting the Transparent Clock (TC) can improve synchronization accuracy, these dedicated switches are generally expensive. This paper designs a PTP clock servo for compensating Queue-Induced Delay Asymmetry (QIDA), which can be implemented based on ordinary switches. Its main algorithm comprises a minimum window filter with drift compensation and a fuzzy proportional–integral (PI) controller. We construct a low-cost hardware platform (the cost of each node is within USD 10) to test the performance of the clock servo. In a 100 Mbps network with background (BG) traffic of less than 70 Mbps, the maximum absolute time error (max |TE|) does not exceed 0.35 μs, and the convergence time is about half a minute. The accuracy is improved hundreds of times compared with other existing clock servos. Full article
(This article belongs to the Section Sensor Networks)
Show Figures

Figure 1

13 pages, 2519 KiB  
Article
Synchronizing TSN Devices via 802.1AS over 5G Networks
by Anas Bin Muslim, Ralf Tönjes and Thomas Bauschert
Electronics 2024, 13(4), 768; https://doi.org/10.3390/electronics13040768 - 15 Feb 2024
Cited by 6 | Viewed by 2804
Abstract
The 3GPP release 16 integrates TSN functionality into 5G and standardizes various options for TSN time synchronization over 5G such as transparent mode and bridge mode. The time domains for the TSN network and the 5G network are kept separate with an option [...] Read more.
The 3GPP release 16 integrates TSN functionality into 5G and standardizes various options for TSN time synchronization over 5G such as transparent mode and bridge mode. The time domains for the TSN network and the 5G network are kept separate with an option to synchronize either of the networks to the other. The TSN time synchronization over 5G is possible either by using the IEEE 1588 generalized Precision Time Protocol (gPTP) based on UDP/IP multicast or via IEEE 802.1AS based on Ethernet PDUs. The INET and Simu5G simulation frameworks, which are both based on the OMNeT++ discrete event simulator, are widely used for simulating TSN and 5G networks. The INET framework comprises the 802.1AS based time synchronization mechanism, and Simu5G provides the 5G user plane carrying IP PDUs. We modified the 802.1AS-based synchronization model of INET so that it works over UDP/IP. With that, it is possible to synchronize TSN slaves (connected to 5G UEs), across a 5G network, with a TSN master clock, present within a TSN network, that is connected to the 5G core network. Our simulation results show that 500 microseconds of synchronization accuracy can be achieved with the corrected asymmetric propagation delay of uplink and downlink between the gNodeB (gNB) and the User Equipment (UE). Furthermore, the synchronization accuracy can be improved if the delay difference between uplink and downlink is known. Full article
(This article belongs to the Special Issue Precise Timing and Security in Internet of Things)
Show Figures

Figure 1

15 pages, 295 KiB  
Article
A Survey on IEEE 1588 Implementation for RISC-V Low-Power Embedded Devices
by Alejandro Arteaga, Leire Muguira, Jaime Jiménez, José Ignacio Gárate and Armando Astarloa Cuéllar
Electronics 2024, 13(2), 458; https://doi.org/10.3390/electronics13020458 - 22 Jan 2024
Cited by 2 | Viewed by 3655
Abstract
IEEE 1588, also known as the Precision Time Protocol (PTP), is a standard protocol for clock synchronization in distributed systems. While it is not architecture-specific, implementing IEEE 1588 on Reduced Instruction Set Computer-V (RISC-V) low-power embedded devices demands considering the system requirements and [...] Read more.
IEEE 1588, also known as the Precision Time Protocol (PTP), is a standard protocol for clock synchronization in distributed systems. While it is not architecture-specific, implementing IEEE 1588 on Reduced Instruction Set Computer-V (RISC-V) low-power embedded devices demands considering the system requirements and available resources. This paper explores various approaches and techniques to achieve accurate time synchronization in such instruments. The analysis covers software and hardware implementations, discussing each method’s challenges, benefits, and trade-offs. By examining the state-of-the-art in this field, this paper provides valuable insights and guidance for researchers and engineers working on time-critical applications in RISC-V-based embedded systems, aiding in selecting the most-suitable stack for their designs. Full article
Show Figures

Figure 1

19 pages, 6593 KiB  
Article
Development Board Implementation and Chip Design of IEEE 1588 Clock Synchronization System Applied to Computer Networking
by Yan-Kai Lan, Yee-Shao Chen, Ting-Chao Hou, Bo-Lin Wu and Yuan-Sun Chu
Electronics 2023, 12(10), 2166; https://doi.org/10.3390/electronics12102166 - 9 May 2023
Cited by 8 | Viewed by 3382
Abstract
With the vigorous development of industrial automation and the Internet of things, the transmission of data is more dependent on immediacy, so network devices have higher and higher requirements for time synchronization accuracy. The clock source of common network devices is provided by [...] Read more.
With the vigorous development of industrial automation and the Internet of things, the transmission of data is more dependent on immediacy, so network devices have higher and higher requirements for time synchronization accuracy. The clock source of common network devices is provided by the transistor oscillator in the server, but the oscillator will change with factors such as aging and temperature, and it cannot be guaranteed that the oscillator in the server will work at the same frequency. Time synchronization can be achieved by technologies such as IRIG-B, NTP, or IEEE 1588 (PTP), but the hardware cost of building IRIG-B is high, and NTP has the lowest cost, but it can only provide time accuracy from milliseconds to microseconds. PTP can provide sub-microsecond or even nanosecond time precision. It is a system of time synchronization mechanisms through Ethernet transmission. In this article, we first propose a time synchronization system using the development board and PDP protocol. On the Xilinx Zynq-7000 SOC platform of Petalinux, we implement the hardware solution of Linux PTP. The hardware time stamp is 20 ns. To improve the accuracy, the congenital frequency error between the oscillators must be considered. Therefore, a PTP auxiliary time stamp with dynamic frequency compensation is proposed and designed into a chip. Experimental results show that at 45 nm (TN40G) it can operate at 370 MHz and achieve 2.7 ns resolution, which can be applied to more demands. Full article
(This article belongs to the Special Issue Communications and Protocols Used in Industrial Automation)
Show Figures

Figure 1

17 pages, 2275 KiB  
Article
An Enhanced Method for Nanosecond Time Synchronization in IEEE 1588 Precision Time Protocol
by Fei Li, Wenyi Liu, Yueyan Qi, Qiang Li and Gaigai Liu
Processes 2023, 11(5), 1328; https://doi.org/10.3390/pr11051328 - 25 Apr 2023
Cited by 7 | Viewed by 4248
Abstract
The performance of time-critical systems depends heavily on time synchronization accuracy. Therefore, it is crucial to have a synchronization method that can achieve high time synchronization accuracy. In this paper, we propose a new underlying transmission architecture and new synchronization messages. On the [...] Read more.
The performance of time-critical systems depends heavily on time synchronization accuracy. Therefore, it is crucial to have a synchronization method that can achieve high time synchronization accuracy. In this paper, we propose a new underlying transmission architecture and new synchronization messages. On the basis of these, aiming at the time error problem of the slave clock, we propose an enhanced time synchronization method based on new synchronization messages. Furthermore, we evaluate the performance of the enhanced time synchronization method on the OMNeT++ simulator. In addition, we compare the impact of different crystal oscillator accuracies and different crystal oscillator frequencies on time synchronization accuracy, respectively. Simulation results show that the time offset is at most ±1 clock period using the enhanced time synchronization method. We realize the purpose of timing the master clock and the slave clock by counting the period of the clock signal. Therefore, we needed to round down the time count to an integer. This is the reason why −1 and 1 appear at the same time. When the crystal oscillator frequency used is 80 MHz, the system can achieve a time synchronization accuracy of ±12.5 ns; that is, a nanosecond-level time synchronization accuracy can be achieved. With the reduction of the crystal oscillator accuracy of the slave clock, the synchronization accuracy of ±1 clock period can still be achieved. With the increase in the crystal oscillator frequency, the time synchronization accuracy that can be achieved also improves. The method proposed in this paper provides a new way of thinking and has certain guiding significance for improving the time synchronization accuracy of time-critical systems. Full article
Show Figures

Figure 1

23 pages, 2176 KiB  
Article
A Security Enhancement of the Precision Time Protocol Using a Trusted Supervisor Node
by Waleed Alghamdi and Michael Schukat
Sensors 2022, 22(10), 3671; https://doi.org/10.3390/s22103671 - 11 May 2022
Cited by 9 | Viewed by 3219
Abstract
The Precision Time Protocol (PTP) as described in IEEE 1588–2019 provides a sophisticated mechanism to achieve microsecond or even sub-microsecond synchronization of computer clocks in a well-designed and managed network, therefore meeting the needs of even the most time-sensitive industrial and financial applications. [...] Read more.
The Precision Time Protocol (PTP) as described in IEEE 1588–2019 provides a sophisticated mechanism to achieve microsecond or even sub-microsecond synchronization of computer clocks in a well-designed and managed network, therefore meeting the needs of even the most time-sensitive industrial and financial applications. However, PTP is prone to many security threats that impact on a correct clock synchronization, leading to potentially devastating consequences. Here, the most vicious attacks are internal attacks, where a threat actor has full access to the infrastructure including any cryptographic keys used. This paper builds on existing research on the impact of internal attack strategies on PTP networks. It shows limitations of existing security approaches to tackle internal attacks and proposes a new security approach using a trusted supervisor node (TSN), in line with prong D as specified in IEEE 1588–2019. A TSN collects and analyzes delay and offset outputs of monitored slaves, as well as timestamps embedded in PTP synchronization messages, allowing it to detect abnormal patterns that point to an attack. The paper distinguishes between two types of TSN with different capabilities and proposes two different detection algorithms. Experiments show the ability of the proposed method to detect all internal PTP attacks, while outlining its limitations. Full article
(This article belongs to the Section Internet of Things)
Show Figures

Figure 1

21 pages, 1772 KiB  
Article
Recent Advances in Precision Clock Synchronization Protocols for Power Grid Control Systems
by Terry Jones, Doug Arnold, Frank Tuffner, Rodney Cummings and Kang Lee
Energies 2021, 14(17), 5303; https://doi.org/10.3390/en14175303 - 26 Aug 2021
Cited by 19 | Viewed by 4338
Abstract
With the advent of a new Precision Time Protocol specification, new opportunities abound for clock synchronization possibilities within power grid control systems. The third iteration of the Institute of Electrical and Electronics Engineers Standard 1588 specification provides several new features specifically aimed at [...] Read more.
With the advent of a new Precision Time Protocol specification, new opportunities abound for clock synchronization possibilities within power grid control systems. The third iteration of the Institute of Electrical and Electronics Engineers Standard 1588 specification provides several new features specifically aimed at complex, wide-area deployments in which situational awareness and control require precise time agreement. This paper describes the challenges faced by existing technology, introduces the new time distribution specification, and provides examples to explain how it represents a game-changing innovation. Full article
(This article belongs to the Special Issue Recent Advances in Electric Grid Control)
Show Figures

Figure 1

14 pages, 416 KiB  
Article
A Modular Design Concept for Shaping Future Wireless TSN Solutions
by Christoph Fischer, Dennis Krummacker, Michael Karrenbauer and Hans Dieter Schotten
Information 2021, 12(1), 12; https://doi.org/10.3390/info12010012 - 30 Dec 2020
Cited by 10 | Viewed by 3616
Abstract
The use of wireless communication systems in industrial environments is gaining international importance. The requirements, which are placed thereby on the communication systems, are manifold depending on the specific use. In the field of industrial manufacturing, however, many applications are characterized by high [...] Read more.
The use of wireless communication systems in industrial environments is gaining international importance. The requirements, which are placed thereby on the communication systems, are manifold depending on the specific use. In the field of industrial manufacturing, however, many applications are characterized by high reliability requirements and hard real-time demands. The latter requires a time-deterministic handling of processed transmissions and therefore requires the use of Time-Sensitive Networking (TSN) solutions. In this paper, we briefly describe which functionalities characterize a wireless TSN system and which approaches have already been pursued in the literature and standardization. Subsequently, we present a concept for a toolbox that allows one to combine the required functionalities into a working solution, which can be used as a guideline for software-based implementation. Additionally, since reliability of transmissions is one of the key challenges, especially in wireless communication, to achieve a performance comparable to wired systems, we provide some further design considerations to improve. Full article
Show Figures

Figure 1

11 pages, 3203 KiB  
Article
Time-Synchronization Method for CAN–Ethernet Networks with Gateways
by Hyeong Jun Kim, Uri Lee, Manho Kim and Suk Lee
Appl. Sci. 2020, 10(24), 8873; https://doi.org/10.3390/app10248873 - 11 Dec 2020
Cited by 14 | Viewed by 7222
Abstract
Time-synchronization technology can provide a common notion of time among the participating nodes on a network. This is essential not only for protocol operation for time-critical services but also for the time stamp for information included in the message. Precise time information can [...] Read more.
Time-synchronization technology can provide a common notion of time among the participating nodes on a network. This is essential not only for protocol operation for time-critical services but also for the time stamp for information included in the message. Precise time information can be very crucial for such things as autonomous driving because there are various sensor measurements from multiple cameras, and radio detection and ranging (radar) and light detection and ranging (LiDAR) are used for perceiving the current situation via sensor fusion. A well-known synchronization method, IEEE 1588, denoted as the precision time protocol (PTP), can be used for various applications. For in-vehicle networks of autonomous cars, we have to consider that the network may be comprised of subnetworks based on different protocols such as controller area network (CAN) and Ethernet. However, implementing PTPs on such heterogeneous vehicle networks causes several problems. First, the PTP procedure must be modified to be implement on a CAN network. Second, to calculate the delay and offset for PTP, the processing delay that occurs during message conversion must be considered. In this paper, we propose a synchronization method for CAN–Ethernet networks to solve these problems. The performance of the proposed synchronization method is evaluated by experiments on a real CAN–Ethernet network. Full article
Show Figures

Figure 1

12 pages, 18824 KiB  
Letter
Distributed Nodes-Based Collaborative Sustaining of Precision Clock Synchronization upon Master Clock Failure in IEEE 1588 System
by Kyou Jung Son and Tae Gyu Chang
Sensors 2020, 20(20), 5784; https://doi.org/10.3390/s20205784 - 13 Oct 2020
Cited by 6 | Viewed by 3161
Abstract
This paper proposes a distributed nodes-based clock synchronization method to sustain sub-microsecond precision synchronization of slave clocks upon master clock failure in IEEE 1588 PTP (precision time protocol) system. The sustaining is achieved by synchronizing the slave clocks to the estimated reference clock [...] Read more.
This paper proposes a distributed nodes-based clock synchronization method to sustain sub-microsecond precision synchronization of slave clocks upon master clock failure in IEEE 1588 PTP (precision time protocol) system. The sustaining is achieved by synchronizing the slave clocks to the estimated reference clock which is obtained from the analysis of distributed slave clocks. The proposed method consists of two clock correction functions (i.e., a self-correction and a collaborative correction, respectively). Upon master failure, the self-correction estimates a clock correction value based on the clock model which is constructed during normal PTP operation. The collaborative correction is performed in the preselected management node. The management node estimates a reference clock by collecting and analyzing clock information gathered from the other slave clocks. The performance of the proposed method is simulated by computer to show its usefulness. It is confirmed that the fifty (50) clock model-based collaborative correction maintains 10−6 second PTP accuracy for 10 min prolonged period after the master failure when tested with clock offset variations less than 50 ppm. Full article
(This article belongs to the Section Sensor Networks)
Show Figures

Figure 1

25 pages, 14276 KiB  
Article
Cyber Attacks on Precision Time Protocol Networks—A Case Study
by Waleed Alghamdi and Michael Schukat
Electronics 2020, 9(9), 1398; https://doi.org/10.3390/electronics9091398 - 28 Aug 2020
Cited by 14 | Viewed by 7045
Abstract
The IEEE 1588 precision time protocol (PTP) is used by many time-sensitive applications and systems, as it achieves sub-microsecond time synchronization between computer clocks. However, a PTP network is vulnerable to cyber-attacks that can reduce the protocol accuracy to unacceptable levels for some [...] Read more.
The IEEE 1588 precision time protocol (PTP) is used by many time-sensitive applications and systems, as it achieves sub-microsecond time synchronization between computer clocks. However, a PTP network is vulnerable to cyber-attacks that can reduce the protocol accuracy to unacceptable levels for some or all clocks in a network with potentially devastating consequences. Of particular concern are advanced persistent threats (APT), where an actor infiltrates a network and operates stealthily and over extended periods of time before being discovered. This paper investigates the impact of the most important APT strategies on a PTP network, i.e., the delay attack, packet modification or transparent clock attack, and time reference attack, using a fully programable and customizable man in the middle device, thereby considering the two most popular PTP slave daemons PTPd and PTP4l. In doing so, it determines suitable attack patterns and parameters to compromise the time synchronization covertly. Full article
(This article belongs to the Section Networks)
Show Figures

Figure 1

11 pages, 1548 KiB  
Article
Improved Time-Synchronization Algorithm Based on Direct Compensation of Disturbance Effects
by Yeoung-Duk Seo, Kyou Jung Son, Gi-Sung An, Kyung Deok Nam, Tae Gyu Chang and Sang-Hee Kang
Sensors 2019, 19(16), 3499; https://doi.org/10.3390/s19163499 - 10 Aug 2019
Cited by 9 | Viewed by 3550
Abstract
In this paper, an improved time-synchronization algorithm is proposed. The improvement of time synchronizing performance was achieved by introducing a stochastic model-based direct compensation of the disturbance effects appearing in the IEEE 1588 Precision Time Protocol (PTP)-based time synchronization system. A dynamic model [...] Read more.
In this paper, an improved time-synchronization algorithm is proposed. The improvement of time synchronizing performance was achieved by introducing a stochastic model-based direct compensation of the disturbance effects appearing in the IEEE 1588 Precision Time Protocol (PTP)-based time synchronization system. A dynamic model of PTP clock system was obtained by reflecting the three major sources of disturbances, i.e., clock frequency drift, clock rate offset, and network noise. With the application of the dynamic model of the PTP clock system, the effects of the disturbances can be effectively eliminated in the PTP time synchronization control loop. Computer simulations are performed to verify the performance of the proposed time synchronization algorithm by applying the various types of disturbances, including network noise and clock drift. The simulation results are compared with those of other representative time synchronization algorithms, i.e., IEEE 1588 PTP algorithm and Kalman-filter-based algorithm. It is shown that the proposed algorithm improves time synchronizing performance up to 84% with respect to that of the Kalman-filter-based synchronization algorithm when simulated with colored noise type disturbances. The proposed time synchronization algorithm is expected to contribute for the realization of future Ethernet-based industry-plant monitoring and control including IEC 61850-based digital substation. Full article
(This article belongs to the Section Sensor Networks)
Show Figures

Figure 1

12 pages, 2247 KiB  
Article
The Effect of Time Synchronization Error in LAN-Based Digital Substation
by Kyou Jung Son, Tae Gyu Chang and Sang-Hee Kang
Sensors 2019, 19(9), 2044; https://doi.org/10.3390/s19092044 - 1 May 2019
Cited by 11 | Viewed by 3367
Abstract
In this paper, the effect of time synchronization error on protection algorithms are studied for the usage of the LAN-based collaborative protection. In order to derive the effect of time synchronization, this paper proposes a substation model which is constructed with IEEE 1588 [...] Read more.
In this paper, the effect of time synchronization error on protection algorithms are studied for the usage of the LAN-based collaborative protection. In order to derive the effect of time synchronization, this paper proposes a substation model which is constructed with IEEE 1588 Precision Time Protocol (PTP) supported intelligent electronic devices. The proposed model is used as an example of a target platform to study the effect of time synchronization error with two typical substation protection algorithms, i.e., current differential-based substation protection and distance protection algorithms. From the analyzed and the simulated results, it was well observed that time synchronization error is a significant error-causing factor for both protection algorithms, resulting in erroneous detection of faults and erroneous estimation of fault distances, respectively. The results of research performed in this paper are expected to provide a good guide for constructing the future LAN-based digital power substation with precise time synchronization. Full article
(This article belongs to the Section Sensor Networks)
Show Figures

Figure 1

16 pages, 2114 KiB  
Article
TFR: A Novel Approach for Clock Synchronization Fault Recovery in Precision Time Protocol (PTP) Networks
by Alfarooq Omar Alshaikhli and Jong Myung Rhee
Appl. Sci. 2018, 8(1), 21; https://doi.org/10.3390/app8010021 - 24 Dec 2017
Cited by 9 | Viewed by 6528
Abstract
Accurate and precise clock synchronization is one of the fundamental requirements for various applications, such as telecommunication systems, measurement and control systems, and smart grid systems. Precision time protocol (PTP) was designed and specified in IEEE 1588 to meet that requirement. PTP provides [...] Read more.
Accurate and precise clock synchronization is one of the fundamental requirements for various applications, such as telecommunication systems, measurement and control systems, and smart grid systems. Precision time protocol (PTP) was designed and specified in IEEE 1588 to meet that requirement. PTP provides a mechanism for synchronizing the clocks in a PTP system to a high degree of accuracy and precision based on exchange synchronization messages through a master–slave hierarchy. The best master clock (BMC) algorithm is currently used to establish the master–slave hierarchy for PTP. However, the BMC algorithm does not provide a fast recovery mechanism in case of master failures. The accuracy and precision of the PTP clocks could be deteriorated by the occurrence of failure in the network (link or node failure). These fault occurrences will affect network performance and reliability, and cause clock time drifting of the PTP nodes. In this paper, we present a novel approach, called timing fault recovery (TFR), to significantly reduce clock time drifting in PTP systems. TFR detects the fault occurrence in the network and recovers it by using a handshake mechanism with a short duration. Therefore, the TFR approach provides clock stability and constancy and increases the reliability and the availability of PTP systems. The performance of TFR has been analyzed and compared to that of the standard PTP. Various simulations were conducted to validate the performance analysis. The results show that, for our sample network, the TFR approach reduces clock drifting by 90% in comparison to the standard PTP, thus providing better clock firmness and synchronization accuracy for PTP clocks. Full article
(This article belongs to the Special Issue Smart Grid and Information Technology)
Show Figures

Figure 1

15 pages, 9636 KiB  
Article
A Novel Algorithm for Establishing a Balanced Synchronization Hierarchy with Spare Masters (BSHSM) for the IEEE 1588 Precision Time Protocol
by Nguyen Xuan Tien and Jong Myung Rhee
Energies 2017, 10(10), 1469; https://doi.org/10.3390/en10101469 - 22 Sep 2017
Cited by 2 | Viewed by 5168
Abstract
The best master clock (BMC) algorithm is currently used to establish the master-slave hierarchy for the IEEE 1588 Precision Time Protocol (PTP). However, the BMC algorithm may create an unbalanced hierarchy that contains several boundary clocks with a large number of slaves in [...] Read more.
The best master clock (BMC) algorithm is currently used to establish the master-slave hierarchy for the IEEE 1588 Precision Time Protocol (PTP). However, the BMC algorithm may create an unbalanced hierarchy that contains several boundary clocks with a large number of slaves in comparison to other clocks. The unbalanced hierarchy can cause problems, such as high communication load and high bandwidth consumption in boundary clocks. Additionally, the BMC algorithm does not provide any fast recovery mechanism in the case of a master failure. In this paper, we propose a novel balanced synchronization hierarchy with spare masters (BSHSM) algorithm to establish a balanced master-slave hierarchy and to provide a fast recovery mechanism in the case of master failures for the PTP. The BSHSM algorithm establishes the master-slave hierarchy with boundary clocks that have a balanced number of slaves. In doing so, it solves the problems caused by the unbalanced master-slave hierarchy. Additionally, the BSHSM algorithm provides a fast recovery mechanism by selecting a spare master for each boundary clock; this allows a boundary clock to immediately select a new master clock when its current master has failed or is disconnected. The fast recovery mechanism reduces the period of running freely and clock drift in clocks, improving the synchronization quality of the PTP. Various simulations were conducted using the network simulation OMNeT++ v4.6 to analyze, evaluate, and compare the performance of the BSHSM and BMC algorithms. The simulation results show that the synchronization hierarchy of the BSHSM algorithm is much more balanced than the BMC algorithm, and it also has a shorter period of recovery. Full article
(This article belongs to the Special Issue Networked and Distributed Control Systems)
Show Figures

Figure 1

Back to TopTop