Next Article in Journal
A Wearable Closed-Loop Insulin Delivery System Based on Low-Power SoCs
Next Article in Special Issue
The Ultra-Low-k Dielectric Materials for Performance Improvement in Coupled Multilayer Graphene Nanoribbon Interconnects
Previous Article in Journal
iLife: Safely Extending Lifetime for Memory-Oriented SSD
Previous Article in Special Issue
Design and Analysis of Three-Stage Amplifier for Driving pF-to-nF Capacitive Load Based on Local Q-Factor Control and Cascode Miller Compensation Techniques
Open AccessArticle

Channel Length Biasing for Improving Read Margin of the 8T SRAM at Near Threshold Operation

1
Department of Electronic Engineering, Kyung Hee University, Yongin 17104, Korea
2
School of Electrical and Computer Engineering, UNIST, 50 UNIST-gil, Ulsan 44919, Korea
3
School of Electronic and Electrical Engineering, Hongik University, Seoul 04066, Korea
*
Author to whom correspondence should be addressed.
Electronics 2019, 8(6), 611; https://doi.org/10.3390/electronics8060611
Received: 30 April 2019 / Revised: 24 May 2019 / Accepted: 27 May 2019 / Published: 30 May 2019
(This article belongs to the Special Issue Low-Voltage Integrated Circuits Design and Application)
Reducing a supply voltage in order to minimize power consumption in memory is a major design consideration in this field of study. In static random access memory (SRAM), optimum energy can be achieved by reducing the voltage near the threshold voltage level for near threshold voltage computing (NTC). However, lowering the operational voltage drastically degrades the stability of SRAM. Thus, in conventional 6T SRAM, it is almost impossible to read exact data, even when a small process variation occurs. To address this problem, an 8T SRAM structure is proposed which can be widely used for improving the read stability at lower voltage operation. In this paper, we investigate the channel length biasing effect on the read access transistor of the 8T SRAM in NTC and compare this with 6T SRAM. Read stability can be improved by suppressing the leakage current due to the longer channel length. Simulation results show that, in NTC, up to a 12× read-error reduction can be achieved by the 20 nm channel length biasing in the 8T SRAM compared to 6T SRAM. View Full-Text
Keywords: 8T SRAM; channel length biasing; read margin; near threshold voltage (NTV); leakage 8T SRAM; channel length biasing; read margin; near threshold voltage (NTV); leakage
Show Figures

Figure 1

MDPI and ACS Style

Chang, I.J.; Kang, Y.; Kim, Y. Channel Length Biasing for Improving Read Margin of the 8T SRAM at Near Threshold Operation. Electronics 2019, 8, 611.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop