Next Article in Journal / Special Issue
Radiation Hardened NULL Convention Logic Asynchronous Circuit Design
Previous Article in Journal
A Cross-Layer Framework for Designing and Optimizing Deeply-Scaled FinFET-Based Cache Memories
Previous Article in Special Issue
Multi-Threshold NULL Convention Logic (MTNCL): An Ultra-Low Power Asynchronous Circuit Design Methodology
 
 

Order Article Reprints

Journal: J. Low Power Electron. Appl., 2015
Volume: 5
Number: 183

Article: Delay Insensitive Ternary CMOS Logic for Secure Hardware
Authors: by Ravi S. P. Nair, Scott C. Smith and Jia Di
Link: https://www.mdpi.com/2079-9268/5/3/183

MDPI offers high quality article reprints with convenient shipping to destinations worldwide. Each reprint features a 270 gsm bright white cover and 105 gsm premium white paper, bound with two stitches for durability and printed in full color. The cover design is customized to your article and designed to be complimentary to the journal.

Order Cost and Details

Shipping Address

Billing Address

Notes or Comments

Validate and Place Order

The order must be prepaid after it is placed

req denotes required fields.
Back to TopTop