Next Article in Journal
Hardware-Efficient Delta Sigma-Based Digital Signal Processing Circuits for the Internet-of-Things
Previous Article in Journal / Special Issue
Delay Insensitive Ternary CMOS Logic for Secure Hardware
Open AccessArticle

Radiation Hardened NULL Convention Logic Asynchronous Circuit Design

1
NVIDIA Corporation, Santa Clara, CA 95050, USA
2
Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND 58108, USA
3
Department of Computer Science & Computer Engineering, University of Arkansas, Fayetteville, AR 72701, USA
*
Author to whom correspondence should be addressed.
These authors contributed equally to this work.
Academic Editor: Alexander Fish
J. Low Power Electron. Appl. 2015, 5(4), 216-233; https://doi.org/10.3390/jlpea5040216
Received: 19 July 2015 / Revised: 29 August 2015 / Accepted: 13 October 2015 / Published: 20 October 2015
(This article belongs to the Special Issue Low-Power Asynchronous Circuits)
This paper proposes a radiation hardened NULL Convention Logic (NCL) architecture that can recover from a single event latchup (SEL) or single event upset (SEU) fault without deadlock or any data loss. The proposed architecture is analytically proved to be SEL resistant, and by extension, proved to be SEU resistant. The SEL/SEU resistant version of a 3-stage full-word pipelined NCL 4 × 4 unsigned multiplier was implemented using the IBM cmrf8sf 130 nm 1.2 V process at the transistor level and simulated exhaustively with SEL fault injection to validate the proposed architectures. Compared with the original version, the SEL/SEU resilient version has 1.31× speed overhead, 2.74× area overhead, and 2.79× energy per operation overhead. View Full-Text
Keywords: NULL Convention Logic (NCL); single event upset (SEU); single event latchup (SEL); radiation hardening by design NULL Convention Logic (NCL); single event upset (SEU); single event latchup (SEL); radiation hardening by design
Show Figures

Figure 1

MDPI and ACS Style

Zhou, L.; Smith, S.C.; Di, J. Radiation Hardened NULL Convention Logic Asynchronous Circuit Design. J. Low Power Electron. Appl. 2015, 5, 216-233.

Show more citation formats Show less citations formats

Article Access Map by Country/Region

1
Only visits after 24 November 2015 are recorded.
Back to TopTop