Next Article in Journal
Ultralow-Power SOTB CMOS Technology Operating Down to 0.4 V
Previous Article in Journal
Design of Processors with Reconfigurable Microarchitecture
Previous Article in Special Issue
Multi-Threshold Dual-Spacer Dual-Rail Delay-Insensitive Logic (MTD3L): A Low Overhead Secure IC Design Methodology
Open AccessArticle

Article Versions Notes

J. Low Power Electron. Appl. 2014, 4(1), 44-62;
Action Date Notes Link
article pdf uploaded. 27 February 2014 14:16 CET Updated version of record
article html file updated 19 August 2015 22:00 CEST Update
article html file updated 21 March 2019 13:07 CET Update
article html file updated 7 May 2019 17:59 CEST Update
Back to TopTop