Next Article in Journal
Detecting Driver Drowsiness Using Hybrid Facial Features and Ensemble Learning
Next Article in Special Issue
A Lightweight Deep Learning Model for Profiled SCA Based on Random Convolution Kernels
Previous Article in Journal
Development of an In-Vehicle Intrusion Detection Model Integrating Federated Learning and LSTM Networks
Previous Article in Special Issue
A Methodology to Distribute On-Chip Voltage Regulators to Improve the Security of Hardware Masking
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Review

Countermeasures Against Fault Injection Attacks in Processors: A Review

Univ. Grenoble Alpes, CNRS, Grenoble INP1, TIMA, 38000 Grenoble, France
*
Authors to whom correspondence should be addressed.
Information 2025, 16(4), 293; https://doi.org/10.3390/info16040293
Submission received: 24 January 2025 / Revised: 9 March 2025 / Accepted: 14 March 2025 / Published: 5 April 2025
(This article belongs to the Special Issue Hardware Security and Trust, 2nd Edition)

Abstract

Physical attacks pose a significant threat to the security of embedded processors, which have become an integral part of our daily lives. Processors can be vulnerable to fault injection attacks that threaten their normal and secure behavior. Such attacks can lead to serious malfunctions in applications, compromising their security and correct behavior. Therefore, it is crucial for designers and manufacturers to consider these threats while developing embedded processors. These attacks may require only a moderate level of knowledge to execute and can compromise the normal behavior of the targeted devices. These attacks can be faced by developing effective countermeasures. This paper explores the main existing countermeasures against fault injection attacks in embedded processors, to understand and implement effective solutions against those threats. Subsequently, we further investigate solutions related to RISC-V, focusing on its hardware and architecture security.
Keywords: hardware security; fault injection attacks; countermeasures; RISC-V security hardware security; fault injection attacks; countermeasures; RISC-V security

Share and Cite

MDPI and ACS Style

Boulifa, R.; Di Natale, G.; Maistri, P. Countermeasures Against Fault Injection Attacks in Processors: A Review. Information 2025, 16, 293. https://doi.org/10.3390/info16040293

AMA Style

Boulifa R, Di Natale G, Maistri P. Countermeasures Against Fault Injection Attacks in Processors: A Review. Information. 2025; 16(4):293. https://doi.org/10.3390/info16040293

Chicago/Turabian Style

Boulifa, Roua, Giorgio Di Natale, and Paolo Maistri. 2025. "Countermeasures Against Fault Injection Attacks in Processors: A Review" Information 16, no. 4: 293. https://doi.org/10.3390/info16040293

APA Style

Boulifa, R., Di Natale, G., & Maistri, P. (2025). Countermeasures Against Fault Injection Attacks in Processors: A Review. Information, 16(4), 293. https://doi.org/10.3390/info16040293

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop