Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training
Abstract
Share and Cite
Pham, K.V.; Nguyen, T.V.; Min, K.-S. Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training. Micromachines 2019, 10, 245. https://doi.org/10.3390/mi10040245
Pham KV, Nguyen TV, Min K-S. Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training. Micromachines. 2019; 10(4):245. https://doi.org/10.3390/mi10040245
Chicago/Turabian StylePham, Khoa Van, Tien Van Nguyen, and Kyeong-Sik Min. 2019. "Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training" Micromachines 10, no. 4: 245. https://doi.org/10.3390/mi10040245
APA StylePham, K. V., Nguyen, T. V., & Min, K.-S. (2019). Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training. Micromachines, 10(4), 245. https://doi.org/10.3390/mi10040245

