Next Article in Journal
Study of the Relationships between the Spatial Extent of Surface Urban Heat Islands and Urban Characteristic Factors Based on Landsat ETM+ Data
Next Article in Special Issue
A Reduced Three Dimensional Model for SAW Sensors Using Finite Element Analysis
Previous Article in Journal
Intracerebroventricular Administration of Amyloid β-protein Oligomers Selectively Increases Dorsal Hippocampal Dialysate Glutamate Levels in the Awake Rat
Previous Article in Special Issue
Nano-Scale Characterization of a Piezoelectric Polymer (Polyvinylidene Difluoride, PVDF)
Open AccessArticle

Sputtered Encapsulation as Wafer Level Packaging for Isolatable MEMS Devices: A Technique Demonstrated on a Capacitive Accelerometer

1
Institute of Microengineering and Nanoelectronics (IMEN), Universiti Kebangsaan Malaysia, 43600 Bangi, Selangor, Malaysia
2
Department of Electrical, Electronics, and Systems Engineering, Universiti Kebangsaan Malaysia, 43600 Bangi, Selangor, Malaysia
*
Author to whom correspondence should be addressed.
Sensors 2008, 8(11), 7438-7452; https://doi.org/10.3390/s8117438
Received: 11 October 2008 / Revised: 11 November 2008 / Accepted: 14 November 2008 / Published: 19 November 2008
(This article belongs to the Special Issue Modeling, Testing and Reliability Issues in MEMS Engineering)
This paper discusses sputtered silicon encapsulation as a wafer level packaging approach for isolatable MEMS devices. Devices such as accelerometers, RF switches, inductors, and filters that do not require interaction with the surroundings to function, could thus be fully encapsulated at the wafer level after fabrication. A MEMSTech 50g capacitive accelerometer was used to demonstrate a sputtered encapsulation technique. Encapsulation with a very uniform surface profile was achieved using spin-on glass (SOG) as a sacrificial layer, SU-8 as base layer, RF sputtered silicon as main structural layer, eutectic gold-silicon as seal layer, and liquid crystal polymer (LCP) as outer encapsulant layer. SEM inspection and capacitance test indicated that the movable elements were released after encapsulation. Nanoindentation test confirmed that the encapsulated device is sufficiently robust to withstand a transfer molding process. Thus, an encapsulation technique that is robust, CMOS compatible, and economical has been successfully developed for packaging isolatable MEMS devices at the wafer level. View Full-Text
Keywords: Silicon encapsulation; sputtering; wafer level packaging; capacitive accelerometer; liquid crystal polymer Silicon encapsulation; sputtering; wafer level packaging; capacitive accelerometer; liquid crystal polymer
MDPI and ACS Style

Hamzah, A.A.; Yunas, J.; Majlis, B.Y.; Ahmad, I. Sputtered Encapsulation as Wafer Level Packaging for Isolatable MEMS Devices: A Technique Demonstrated on a Capacitive Accelerometer. Sensors 2008, 8, 7438-7452.

Show more citation formats Show less citations formats

Article Access Map by Country/Region

1
Only visits after 24 November 2015 are recorded.
Search more from Scilit
 
Search
Back to TopTop