Accelerating SuperBE with Hardware/Software Co-Design
AbstractBackground Estimation is a common computer vision task, used for segmenting moving objects in video streams. This can be useful as a pre-processing step, isolating regions of interest for more complicated algorithms performing detection, recognition, and identification tasks, in order to reduce overall computation time. This is especially important in the context of embedded systems like smart cameras, which may need to process images with constrained computational resources. This work focuses on accelerating SuperBE, a superpixel-based background estimation algorithm that was designed for simplicity and reducing computational complexity while maintaining state-of-the-art levels of accuracy. We explore both software and hardware acceleration opportunities, converting the original algorithm into a greyscale, integer-only version, and using Hardware/Software Co-design to develop hardware acceleration components on FPGA fabric that assist a software processor. We achieved a 4.4× speed improvement with the software optimisations alone, and a 2× speed improvement with the hardware optimisations alone. When combined, these led to a 9× speed improvement on a Cyclone V System-on-Chip, delivering almost 38 fps on 320 × 240 resolution images. View Full-Text
Share & Cite This Article
Chen, A.T.-Y.; Gupta, R.; Borzenko, A.; Wang, K.I.-K.; Biglari-Abhari, M. Accelerating SuperBE with Hardware/Software Co-Design. J. Imaging 2018, 4, 122.
Chen AT-Y, Gupta R, Borzenko A, Wang KI-K, Biglari-Abhari M. Accelerating SuperBE with Hardware/Software Co-Design. Journal of Imaging. 2018; 4(10):122.Chicago/Turabian Style
Chen, Andrew T.-Y.; Gupta, Rohaan; Borzenko, Anton; Wang, Kevin I.-K.; Biglari-Abhari, Morteza. 2018. "Accelerating SuperBE with Hardware/Software Co-Design." J. Imaging 4, no. 10: 122.
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.