Next Article in Journal
Systematic Review and Quantitative Comparison of Cyberattack Scenario Detection and Projection
Previous Article in Journal
greenMAC Protocol: A Q-Learning-Based Mechanism to Enhance Channel Reliability for WLAN Energy Savings
Article

Fault Tolerant Digital Data-Path Design via Control Feedback Loops

1
Department of Computers and Information Technology, Universitatea Politehnica Timisoara, Piata Victoriei 2, 300006 Timisoara, Romania
2
Department of Automation, Technical University of Cluj-Napoca, Memorandumului 28, 400114 Cluj-Napoca, Romania
*
Author to whom correspondence should be addressed.
Electronics 2020, 9(10), 1721; https://doi.org/10.3390/electronics9101721
Received: 31 August 2020 / Revised: 12 October 2020 / Accepted: 13 October 2020 / Published: 19 October 2020
(This article belongs to the Section Circuit and Signal Processing)
In this paper, we propose a novel fault tolerant methodology for digital pipelined data-paths called Control Feedback Loop Error Decimation (CFLED), that reduces the error magnitude at the outputs. The data-path is regarded from a control perspective as a process affected by perturbations or faults. Based on the corresponding dynamic model, we design feedback control loops with the goal of attenuating the effect of the faults on the output. The correction loops apply correction factors to selected data-path registers from blocks that have their execution rewinded. We apply the proposed methodology on the data-path of a controller designed for a 2-degree of freedom robot arm, and compare the cost and reliability to the generic triple modular redundancy. For Field Programmable Gate Array (FPGA) technology, the solution we propose uses 30% less slices with respect to Triple Modular Redundancy (TMR), while having a third less digital signal processing blocks. Simulation results show that our approach improves the reliability and error detection. View Full-Text
Keywords: fault tolerance; reliability; arithmetic data-path; FPGA; control engineering; feedback controller fault tolerance; reliability; arithmetic data-path; FPGA; control engineering; feedback controller
Show Figures

Figure 1

MDPI and ACS Style

Boncalo, O.; Amaricai, A.; Lendek, Z. Fault Tolerant Digital Data-Path Design via Control Feedback Loops. Electronics 2020, 9, 1721. https://doi.org/10.3390/electronics9101721

AMA Style

Boncalo O, Amaricai A, Lendek Z. Fault Tolerant Digital Data-Path Design via Control Feedback Loops. Electronics. 2020; 9(10):1721. https://doi.org/10.3390/electronics9101721

Chicago/Turabian Style

Boncalo, Oana, Alexandru Amaricai, and Zsófia Lendek. 2020. "Fault Tolerant Digital Data-Path Design via Control Feedback Loops" Electronics 9, no. 10: 1721. https://doi.org/10.3390/electronics9101721

Find Other Styles
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop