Next Article in Journal
10 Clock-Periods Pipelined Implementation of AES-128 Encryption-Decryption Algorithm up to 28 Gbit/s Real Throughput by Xilinx Zynq UltraScale+ MPSoC ZCU102 Platform
Previous Article in Journal
Accelerating Event Detection with DGCNN and FPGAs
 
 
Due to scheduled maintenance work on our database systems, there may be short service disruptions on this website between 10:00 and 11:00 CEST on June 14th.
Article

Article Versions Notes

Electronics 2020, 9(10), 1664; https://doi.org/10.3390/electronics9101664
Action Date Notes Link
article xml file uploaded 13 October 2020 12:00 CEST Original file -
article xml uploaded. 13 October 2020 12:00 CEST Update https://www.mdpi.com/2079-9292/9/10/1664/xml
article pdf uploaded. 13 October 2020 12:00 CEST Version of Record https://www.mdpi.com/2079-9292/9/10/1664/pdf
article html file updated 13 October 2020 12:01 CEST Original file -
article html file updated 22 July 2022 20:45 CEST Update https://www.mdpi.com/2079-9292/9/10/1664/html
Back to TopTop